ASIC Design

# Digital Design Flow

## Tutorial for EDA Tools:

Synopsys Design Compiler Mentor Modelsim Cadence INNOVUS

V20.4



Ahmed Abdelazeem

Zagazig University

# Preface

This document describes the top-down design flow of the implementation a SoC design. Starting from an example HDL description the designer is guided through all the design steps to tapeout GDS2 layout description.

# Contents

1	Intro	duction 1
	1.1	Top-down design flow
	1.2	Design project organization
	1.3	VHDL example: FIR-Filter    5
	1.4	Design flow steps
2	VHE	DL and Verilog simulation 8
	2.1	Starting the Modelsim graphical environment
	2.2	Simulation of (pre-synthesis) RTL VHDL models
	2.3	Simulation of the post-synthesis Verilog model with timing data 12
	2.4	Simulation of the post-route Verilog model with timing data 14
3	Logi	c synthesis 15
	3.1	Loading and checking the design 15
	3.2	Constraining the design
	3.3	Mapping and Optimization
	3.4	Generating reports
	3.5	Check design and generate output 21
4	Stan	dard cell placement and routing 22
	4.1	Starting INNOVUS and importing the design
	4.2	Design import
	4.3	Floorplan Specification
	4.4	Power ring/stripe creation and routing
		4.4.1 Define global net connections
		4.4.2 Define power rings
		4.4.3 Routing the power grid
	4.5	Core cell placement
	4.6	Post-placement timing analysis
	4.7	Clock tree synthesis (optional)
	4.8	Filler cell placement
	4.9	Design routing
	4.10	Post-routing timing optimization and analysis
	4.11	Design checks
	4.12	Report generation
	4.13	Post-route timing data extraction
	4.14	Post-route netlist generation
	4.15	GDS2 file generation

## CONTENTS

	4.16	Using s	scripts	41
Α	VHI	)L Netli	ists	42
	A.1	File: fil	lter.vhd	42
	A.2	File: fil	lter_top.vhd	46
	A.3	File: fil	lter_soc.vhd	48
	A.4	File: fil	lter_soc_tb.vhd	52
В	Tool	Scripts		55
	<b>B</b> .1	Synops	sys: Design Compiler	55
		B.1.1	setup.tcl	55
		B.1.2	load_design.tcl	56
		B.1.3	constraints.tcl	58
		B.1.4	compile.tcl	59
		B.1.5	check_save.tcl	60
		B.1.6	syn.tcl	61
	B.2	Cadenc	ze: INNOVUS	61
		B.2.1	setup.tcl	61
		B.2.2	importDesign.tcl	64
		B.2.3	floorplan.tcl	64
		B.2.4	powerplan.tcl	64
		B.2.5	placement.tcl	66
		B.2.6	cts.tcl	66
		B.2.7	route.tcl	66
		B.2.8	verify.tcl	67
		B.2.9	results.tcl	67
		B.2.10	par.tcl	68

iii

## **Chapter 1**

## Introduction

This document details the typical steps of a top-down digital VHDL/Verilog design flow with the help of a simple design example.

The following tools are considered in this document:

- Modelsim V10.1f or V10.7c and up, from Mentor Graphics.
- Design Compiler and Design Vision SYN\_2016.12 or higher from Synopsys.
- INNOVUS\_17.11.000 or higher from Cadence Design Systems.

The design kit used is from IMEC. The process is UMC L65\_LL, a 65 nm 8-metal CMOS process. Each of the next chapters in this document is addressing a specific set of tasks. Chapter 2 is about VHDL and Verilog simulation, chapter 3 describes the logic synthesis and chapter 4 describes the place and route steps.

All tools have a GUI interface to work interactively, additionally it is possible to use Tcl-scripts. These scripts contain the sequence of individual commands necessary to produce the result of a particular design step and make the designflow reproduceable.

Both chapter 3 and 4 start with a description of the interactive way step by step, followed by using a Tcl script doing all the interactive steps in one single step.

Throughout this text, commands are displayed with a gray background and the mentioned single step commands are additionally framed by a black box.

### **1.1 Top-down design flow**



Figure 1.1: Top-down design flow

Figure 1.1 illustrates the top-down flow that includes the following steps:

#### VHDL RTL model creation

The goal here is to develop synthesizable VHDL models at the RTL level (RTL means Register-Transfer Level). Such models usually define a clear separation between control parts (e.g. finite state machines-FSM) and operative parts (e.g. arithmetic and logic units). Registers are used to store small size data between clock cycles. RAM/ROM memories are used to store large amounts of data or program code. Blocks such as FSMs, ALUs, registers are usually described as behavioral models that do not imply any particular gate-level implementation. Tools used at this step can range from simple text editors to dedicated graphical environments that generate VHDL code automatically.

#### **RTL simulation**

The VHDL RTL models are validated through simulation by means of a number of test-benches also written in VHDL.

#### **RTL synthesis**

The synthesis process infers a possible gate-level realization of the input RTL description that meets user-defined constraints such as area, timings or power consumption. The design constraints are defined outside the VHDL models by means of tool-specific commands. The targeted logic gates belong to a library that is provided by a foundry or an IP company as part of a so-called design kit. Typical gate libraries include a few hundreds of combinational and sequential logic gates. Each logic function

is implemented in several gates to accommodate several fan-out capabilities or drive strengths. The gate library is described in a tool-specific format that defines, for each gate, its function, its area, its timing and power characteristics and its environmental constraints.

The synthesis step generates several outputs: a gate-level VHDL net-list, a Verilog gate-level net-list, and a SDF description. The first netlist is typically used for post-synthesis simulation, while the second netlist is better suited as input to the place&route step. The SDF description includes delay information for simulation. Note that considered delays are at this step correct for the gates but only estimated for the interconnections.

#### Post-synthesis gate-level simulation

The testbenches used for RTL model validation can be reused (with possibly some modifications to use the VHDL gate-level netlists). The gate-level simulation makes use of VHDL models for the logic gates that are provided in the design kit. These VHDL models follow the VITAL modeling standard to ensure proper back-annotation of delays through the SDF files generated by the synthesis or the place&route step.

#### Standard cell place and route

The place&route (P&R) step infers a geometric realization of the gate-level netlist so-called a layout. The standard cell design style puts logic cells in rows of equal heights. As a consequence, all logic gates in the library have the same height, but may have different widths. Each cell has a power rail at its top and a ground rail at its bottom.

The interconnections between gates are today usually done over the cells since current processes allow several metal layers (i.e. 8 metal layers for the IMEC L65\_LL process). As a consequence, the rows may be abutted and flipped so power and ground rails are shared between successive rows.

The P&R step generates several outputs: a geometric description (layout) in GDS2 format, a SDF description and a Verilog gate-level netlist. The SDF description now includes interconnect delay. The Verilog netlist may be different from the one read as input as the P&R step may make further timing optimizations during placement, clock tree generation and routing (e.g. buffer insertion).

Post-layout gate-level simulation

The Verilog gate-level netlist can be simulated by using the existing VHDL testbenches and the more accurate SDF data extracted from the layout.

#### System-level integration

The layout description is then integrated as a block in the designed system. This step is not covered in this document.

## 1.2 Design project organization

First we have to setup a proper work environment. The toolscripts need the CSH shell as command shell while the standard shell after login is the Bash shell. So first we take care that the CSH shell is our default command shell by:

```
cp /opt/eds/DesignLab/bin/dot.bashrc ~/.bashrc
```

Logout and login again.

Continue to add the DesignLab script directory to our PATH by:

```
source /opt/eds/DesignLab/bin/dlab.csh
```

#### CHAPTER 1. INTRODUCTION

Given the number of EDA tools and files used in the flow, it is strongly recommended to organize the working environment in a proper way. To that end, the create\_eda\_project script can be used to create a directory structure in which design files will be stored. The use of the script is as follows:

create\_eda\_project <project-name>

where <project-name> is the name of the top-level directory that will host all design files for the projects. For example, to create the project directory called 'filter\_umc65' that will be used to do the tasks presented in the rest of this document, execute the following command:

```
create_eda_project filter_umc65
cd filter_umc65
```

The filter\_umc65 top-level directory hosts the configuration files for logic simulation (Modelsim), logic synthesis (Synopsys DC) and standard cell place and route (Cadence SoC INNOVUS). As a consequence, it is required that the tools are always started from that point.

Figure 1.2 shows the proposed directory structure and the role of each subdirectory. The actual use of the subdirectories and files will be explained while going throughout the tutorial in this document.

project directory home	project_
	model
	DOC
	HDL.
	GA GA
	L_RT
testbenches	I L TB
external blocks (e.g., memories)	IP
	L LAY
	LIB.
	MS
	SN
	PAR.
	BI
	Гсо
	CT
	DB
	DE
	RP
	SD
	TE
	Гті
	SIM
	ШВІ
synthesis files	SYN.
	l BI
	DB
log files	LO
	I RP
system design constraint files	SD
timing files	L TI
$\alpha$	

Figure 1.2: Design project structure.

CHAPTER 1. INTRODUCTION

### **1.3 VHDL example: FIR-Filter**

The FIR-Filter example will be used as the reference design throughout the topdown flow. To install the VHDL model and its associated testbenches in the project directory, enter the following command in the top-level project directory filter\_umc65:

install\_design filter\_umc65

In order to use the EDA tools and IMEC design kit, a script file called edadk.csh with the necessary PATHs to the tools exists in the directory from which the tools are launched (the top-level project directory).

Add these PATHs to your current environment by executing:

source edadk.csh

For information on the IMEC design kits, find the IMEC documentation in:

#### /opt/eds/DesignKits/IMEC-UMC65/\_G-01-LOGIC\_MIXED\_MODE65N-LL\_LOW\_K\_UMC-IP/doc.

Listing 1.1 shows the entity declaration of the VHDL model of a generic 128 tap FIR-Filter. You will find the complete VHDL model including the testbench in Appendix A.1-3. We will call this model the *Core*.

Listing 1.1: Entity declaration of a synthesisable 128 tap FIR-Filter.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity filter_soc is
  generic (
      CWIDTH : integer := 16;
      CAW : integer := 7;
      DWIDTH : integer := 16;
      DAW : integer := 7
  );
  port (
    ClkxCI : in std_logic;
    ResetxRBI : in std_logic;
    DataInxDI : in std_logic_vector(DWIDTH-1 downto 0);
    DataInReqxSI : in std_logic;
    DataInAckxS0 : out std_logic;
    DataOutxDO : out std_logic_vector(DWIDTH-1 downto 0);
    DataOutReqxSO : out std_logic;
    DataOutAckxSI : in std_logic
 );
end filter_soc;
```

#### CHAPTER 1. INTRODUCTION

Figure 1.3 shows the hierarchy of the filter design. The chiplevel entity named *filter\_soc* consists of components IO-padcells and the toplevel filter design *filter\_top*. Filter top consists of instances of the components *coeff, dataRam* and *filter*. The IO-padcells connect the port signals to the outside world.



Figure 1.3: Hierarchy of the FIR filter chip

Listing **??** shows the testbench for the RTL model (file filter\_soc\_tb.vhd). The testbench for the mapped netlist (file filter\_soc\_mapped\_tb.vhd) can also be used for simulation of both the placed and routed Verilog netlist. The file filter\_top.io defines the positions of the IO-padcells for place and route.

The file filter\_soc\_syn.tcl in directory SYN/BIN is a Tcl script that performs synthesis of the VHDL model in batch mode. The file filter\_top\_par.tcl in directory PAR/BIN is a Tcl script that performs the placement and routing of the synthesized Verilog netlist in batch mode.

## **1.4 Design flow steps**

Here are the main steps of the top-down design flow with references to the sections in the document that give more details.

- Step 1) Pre-synthesis VHDL simulation (tool: Modelsim)
  - 2.1 Compilation of the RTL VHDL model and related testbench [2.2]
  - 2.2 Simulation of the RTL VHDL model

Step 2) Logic synthesis (tool: Synopsys Design Compiler)

- 3.1 RTL VHDL model analysis
- 3.2 Design elaboration (generic synthesis)
- 3.3 Design environment definition (operating conditions, wire load model)
- 3.4 Design constraint definitions (area, clock, timings) [3.2]

- 3.5 Design mapping and optimization (mapping to gates) [3.3]
- 3.6 Report generation [3.4]
- 3.7 VHDL gate-level netlist generation [3.5]
- 3.8 Post-synthesis timing data (SDF) generation for the VHDL netlist [3.5]
- 3.9 Verilog gate-level netlist generation [3.5]
- 3.10 Design constraints generation for placement and routing [3.5]
- Step 3) Post-synthesis VHDL simulation (tool: Modelsim) [2.3]
  - 4.1 Compilation of the VHDL/Verilog netlist and related testbench
  - 4.2 Simulation of the post-synthesis gate-level netlist with timing data
- Step 4) Placement and routing (tool: Cadence INNOVUS)
  - 5.1 Design import (technological data + Verilog netlist) [4.2]
  - 5.2 Floorplan specification [4.3]
  - 5.3 Power ring/stripe creation and routing [4.4]
  - 5.4 Global net connections definition [4.4.1]
  - 5.5 Core cell placement [4.5]
  - 5.6 Post-placement timing analysis [4.6]
  - 5.7 Clock tree synthesis (optional) [4.7]
  - 5.8 Design routing [4.9]
  - 5.9 Post-route timing optimization and analysis [4.10]
  - 5.10 Filler cell placement [4.8]
  - 5.11 Design checks [4.11]
  - 5.12 Report generation [4.12]
  - 5.13 Post-route timing data extraction [4.13]
  - 5.14 Post-route netlist generation [4.14]
  - 5.15 GDS2 file generation [4.15]
- Step 5) Post-layout VHDL/Verilog simulation (tool: Modelsim) [2.4]
  - 6.1 Compilation of the Verilog netlist and related testbench
  - 6.2 Simulation of the post-synthesis or post-P&R gate-level netlist with PaR timing data

## **Chapter 2**

# **VHDL and Verilog simulation**

This chapter presents the main steps to perform the logic simulation of VHDL and Verilog models with the Modelsim tool.

## 2.1 Starting the Modelsim graphical environment

To start the Modelsim environment, create first a work library in de directory LIB/MSIM then enter in the vsim command in the Unix shell:

```
vlib LIB/MSIM/work
vmap work LIB/MSIM/work/
vsim -voptargs=+acc &
```

м 🗶	ModelSi		
<u>Eile E</u> dit ⊻iew <u>C</u> ompile <u>S</u> imulate	A <u>d</u> d <b>Library</b> T <u>o</u> ols Layo <u>u</u> t Boo <u>k</u> marks <u>W</u>	indow	1
🖻 • 🚅 🗑 🤹 🍏   🧎 🖮 🎕	£2 🔍   🛇 + 🗛 岸   Help	े 🦍 🛛 🕸 🕮 🚜 🔯 🕴 🏞 🏦 🗼 🏦	
Layout NoDesign 💌	ColumnLayout AllColumns	I 83. 43. 43 € 43	
Library :			± 1
Name Type	Path		
work (empty) Library	LIB/MSIM/work/		
napped (unavailable)Library	LIB/MSIM/mapped/		
nouted (unavailable) Library	LIB/MSIM/routed/		
Abblite_axi_bridge_v1Library	/opt/eds/modeltech/10.1f/xilinx//edk/ahbl		
Abblite_axi_bridge_v3Library	/opt/eds/modeltech/10.1f/vivado2016/ah		
A apu_fpu_v3_10_a Library	/opt/eds/modeltech/10.1f/xilinx//edk/apu		
A apu fpu virtex5 v1 0Library	/opt/eds/modeltech/10.1f/xilinx//edk/apu		
A axi2axi connector v1Library	/opt/eds/modeltech/10.1f/xilinx//edk/axi2		
A axi 7series ddrx v1 Library	/opt/eds/modeltech/10.1f/xilinx//edk/axi		
A axi 7series ddrx v1 Library	/opt/eds/modeltech/10.1f/xilinx//edk/axi		
A axi 7series ddrx v1 Librarv	/opt/eds/modeltech/10.1f/xilinx//edk/axi		
axi abblite bridge v1Library	/opt/eds/modeltech/10.1f/xilinx//edk/axi		
axi ahblite bridge v1Librarv	/opt/eds/modeltech/10.1f/xilinx//edk/axi		
A axi abblite bridge v3. Library	/opt/eds/modeltech/10.1f/vivado2016/axi		
A axi app bridge v1 0 Library	/opt/eds/modeltech/10.1f/xilinx//edk/axi		
A axi app bridge v1 0 Library	/opt/eds/modeltech/10.1f/xilinx//edk/axi		
A axi bram ctrl v1 03 Library	/ont/eds/modeltech/10.1f/xilinx//edk/axi		
A axi can v1 01 a Library	/ont/eds/modeltech/10.1f/xilinx//edk/axi		
An axi can v1 02 a Library	/ont/eds/modeltech/10.1f/xilinx//edk/axi		
An axi can v1 03 a Library	/ont/eds/modeltech/10.1f/xilinx//edk/axi		
A axi com a v3 0.2 a Library	(ont/eds/modeltech/10.1f/xilinx//edk/axi		
A axi cdma v3 0.3 a Library	/ont/eds/modeltech/10.1f/xilinx//edk/axi		
An axi colma v3 04 a Library	/ont/eds/modeltech/10.1f/xilinx//edk/axi		
avi chin2chin v1 00 Library	/ont/eds/modeltech/10.1f/viliny//edk/avi		
axi chin2chin v2 00 Library	/ont/eds/modeltech/10.1f/xilinx//edk/axi		
Life avi chin2chin u3 00 Libraru	/ont/ade/modaltach/10.1f/viliny//adk/avi		
Transcript			+
// WHICH IS THE PROPERTY OF M // LICENSORS AND IS SUBJECT T //	ENTOR GRAPHICS CORPORATION OR ITS TO LICENSE TERMS.		
/lodelSim>			
:No Design Loaded>	<no context=""></no>		

Figure 2.1: Modelsim console window

The **modelsim.ini** file actually defines the mapping between logical design libraries and their physical locations. Note that the Help menu on the top right allows one to access the complete documentation of the tool. After having started the vsim GUI you have to compile all the VHDL source of your design into the simulation library *work*. Now you have two options to simulate your model, either interactively or by executing the following convenience scripts (see directory SIM/BIN) on the VSIM command line:

wave.do To start a wave window with the ports of the top level module.

start\_msim[\_mapped | \_routed ].do To start up the simulation of the particular module.

run\_msim[\_mapped | \_routed ].do To load the filter coefficients into the coefficient ROM and runs the simulation for 300 us.

## 2.2 Simulation of (pre-synthesis) RTL VHDL models

The task here is to validate the functionality of the VHDL model that will be synthesized. The first step is to compile the VHDL model and its associated testbench. There are two ways to compile VHDL models. One way is to execute the vcom command from the command line of the Modelsim window:

```
ModelSim> vlog -quiet HDL/RTL/SYKA65_128X16X1CM2.v
ModelSim> vlog -quiet HDL/RTL/SPKA65_512X16BM1A.v
ModelSim> vcom -quiet HDL/RTL/coeffFAR.vhd
ModelSim> vcom -quiet HDL/RTL/dataRamFAR.vhd
ModelSim> vcom -quiet HDL/RTL/filter.vhd
ModelSim> vcom -quiet HDL/RTL/filter_top.vhd
ModelSim> vcom -quiet HDL/RTL/filter_soc.vhd
ModelSim> vcom -quiet HDL/RTL/filter_soc.vhd
```

or alternatively execute the shell script compile\_msim.sh from the CSH command line:

sh compile\_msim.sh

The second way is to left-click on the **Compile** icon , to select the files to compile in the HDL/RTL and HDL/TBENCH directories, click on Compile

and finally close the window (click Done). The compiled modules are stored in the logical library WORK which is mapped to the physical location LIB/MSIM/work. Once VHDL (or Verilog) models have been successfully compiled in the design library, it is possible to create a make file that can be used to recompile only the required files. The vmake command can only be run from a Unix shell and creates the make file:

Directory: /mnthango/md2/users/sander/ET4351/asic/designs/filter1/HDL/RTL
Library: vork
CoefF2RA.vhd
dataRam2R.vhd
filter: soo.vhd
filter: soo

#### vmake > Makefile

The created file Makefile now defines the design unit dependencies and the compilation commands to recompile only those source files that have been modified or that depend on modified files. To rebuild the library, run the **make** command in the Unix shell

To simulate the RTL model, select the main menu item

- 1. Select the main menu item **Simulate**  $\Rightarrow$  **Start simulation...** to get the simulation dialog window.
- 2. Select from library work the architecture of the testbench and a resolution of 1ns.

#### CHAPTER 2. VHDL AND VERILOG SIMULATION

riame	Type	Path	Design VHDL Venton Lincaries SDF Others
🗉 🎎 work	Library	LIB/MSIM/work/	
🖃 🦺 mapped	Library	LIB/MSIM/mapped/	Search Libraries ( -L )
filter_soc	Module	/users/sander/ET4351/asic/ug_as	wno65_generic_core
• El filter soc tb	Entity	/users/sander/ET4351/asic/ug_as	unc65 generic core 1
SPKA65 512X1	6B Module	/users/sander/ET4351/asic/ug as	
SYKA65 128X1	6XModule	/users/sander/ET4351/asic/ug_as	r
t routed (empty)	Library	LIB/MSIM/routed/	
abblite axi bridge	v1 Library	/ont/eds/modeltech/10.1f/xilinx//e	
anblite avi bridge	v3 Library	/ont/eds/modeltech/10.1f/vivado2	
			Search Libraries First (-Lf)
Design Unites		Baselution	
Design Unit(s)		Resolution	
<pre>mapped.filter_soc_th</pre>	)	default 🔻	
Optimization		Outstanting Outside	
Optimization Enable optimization		Optimization Options	

- 3. Click the Libraries tab to add the gate library umc65\_generic\_core
- 4. Unselect Énable optimization(off).
- 5. Then click **OK**.

The main window now changes a bit to show the simulation hierarchy, the list of signals in the testbench and the simulation console (with now the VSIM number> prompt).

Left clicking twice on an instance in the simulation hierarchy pane displays the corresponding VHDL source in the right pane.

M ×							~ ^ 🛛
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>C</u> ompile	<u>S</u> imulate A <u>d</u> d	Transcript Tools	s Layo <u>u</u> t Boo <u>k</u> marks	<u>W</u> indow			Help
Les per generation B. Columnia yout AllColumn 2 sim - Default y Instance → filter_soc_tb → clock_generation → clock_generation → standard total	Design unit filter_soc_tb filter_soc_tb filter_soc_tb filter_soc_tb filter_soc_tb standard textin	Carsery Control Contro		Immode         Immode<	Layout Simulate	e	± ø ×
std_logic_1164 std_logic_arith std_logic_signed math_real numeric_std vital_timing vital_primitives	std_logic_1 std_logic_ar std_logic_si math_real numeric_std vital_timing vital_primiti	Package Package Package Package Package Package Package Package	+acc= <fu +acc=<fu +acc=<fu +acc=<fu +acc=<fu +acc=<fu +acc=<fu< td=""><td>A Reset RBI     A DataInxDI     A DataInxDI     DataInActxSO     DataInActxSO     A DataOutxDO     Processes (Active) ====================================</td><td>U Signal Inter XXXX Signal Inter U Signal Inter U Signal Inter VVVV Signal Inter</td><td>nal nal nal nal nal nal</td><td>+ d' ×</td></fu<></fu </fu </fu </fu </fu </fu 	A Reset RBI     A DataInxDI     A DataInxDI     DataInActxSO     DataInActxSO     A DataOutxDO     Processes (Active) ====================================	U Signal Inter XXXX Signal Inter U Signal Inter U Signal Inter VVVV Signal Inter	nal nal nal nal nal nal	+ d' ×
🔀 #vsim_Capacity#	_	Capacity	+aCC= <n< td=""><td>p_outreg     p_inreg     p_adrclk     p_adrclk     p_edrclk     p_eccu     p_cik     generate_stimulus     clock_generation     line_245     line_244</td><td>VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process</td><td>Active 1 Active 2 Active 3 Active 4 Ready 5 Ready 6 Ready 6 Ready 6 Ready 6 Ready 6</td><td>/filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_</td></n<>	p_outreg     p_inreg     p_adrclk     p_adrclk     p_edrclk     p_eccu     p_cik     generate_stimulus     clock_generation     line_245     line_244	VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process VHDL Process	Active 1 Active 2 Active 3 Active 4 Ready 5 Ready 6 Ready 6 Ready 6 Ready 6 Ready 6	/filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_ /filter_
Library 2 sim x Transcript: # Loading work. SPKA65_5 # Loading work. SPKA65_1 VSIM 7>	core.iumb(i I2X16BN1A(fə 28X16X1CM2(f	umb_arch)#1 st) ast)	<u>ال</u>		VHDI Process	Keadw 1	
Now: 0 ns Delta: 0	sir	n:/filter_soc_tb					h

#### CHAPTER 2. VHDL AND VERILOG SIMULATION

The next step is to select the signals to display in simulation. Right click in the Objects (top center) pane, then select Add to Wave  $\Rightarrow$  Signals in Region.

Note that the appropriate biomenoly law

Note that the appropriate hierarchy level is selected in the simulation hierarchy window. Selecting another level, e.g. dut, will display all the signals visible in this scope. You may want to add selected signals from inner levels (local signals).

The selected signals are displayed in a new window called wave. The wave pane is by default located on the top right (as a new tab

on the source windows). You can click on the Undock icon to make the wave pane separate.

Now first load the content coefficient file into the coefficient memory:

VSIM 7> run 35 ns VSIM 7> do SIM/BIN/load.do

Then to start the simulation, it is either possible to enter run commands in the simulation console such as:

13

#### VSIM 7> run 300 us

or to click on the Run icon in the wave window.

The signal waveforms are then visible in the wave window. To change the radix of the displayed signals, select the signals (press shift left-click for multiple selection), then select the wave menu item **Format**  $\Rightarrow$  **Radix**  $\Rightarrow$  **Unsigned**.

<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>A</u> dd F <u>o</u> rmat	Tools	<u>₩</u> ind	ow														
📻 Wave :																	
🗋 • 🗃 🖶 🍩 🎒   👗 🎙	) 🛍 🗄	2 🕰	#	- 6	🖄 😫	🔉 🖹	@ 🕇 •	⊨ 🧼 📋	100 <b>1</b>	ns 🕴 🛓		X   7+)	₽ (}	0 🕱 🛍	1		
N 🖪 🕸 🗉   🗗 🕹	╘┺	<b>⊅</b> }	. I J	Ff []	<b>9</b> .9	s 🧐 🤹	3•   🎕	• • •	2, 🔍 🧕	<b>₽</b> \$() []		]. 🔳	JJ				
Messages	1													_			
/filter_top_tb/dut/clkxci	1																
/filter_top_tb/dut/resetxrbi	1																
ter_top_tb/dut/datain×di	0000	0000															
🔷top_tb/dut/datainreqxsi	0													1			
🔷op_tb/dut/datainackxso	0																
top_tb/dut/dataoutxdo	000B	0000	<u>(FFFF</u>	(000	0 (00	01 (00	00 (FF	FE (FF	FF (00	03	ļ.	FFD	FFFB	0002	0008	0001	FFF5
🔷p_tb/dut/dataoutreq×so	0													1	1		
	0													1	1		
-																	
🛎 📰 🕤 📃 Now	135 ns			20	000 ns		25000 n	3	3000	0 ns		35000 n	s	40	000 ns		45000 r
🚊 🌽 🥥 Cursor 1	190 ns																
15296 ns to 45603 ns	Now: 4	400,03	5 ns D	elta: 0													

Note that the command run -all runs the simulation until there is no more pending event in the simulation queue. This could lead to never ending simulation when the model, like the testbench loaded here, has a continuously switching signal such as the clock signal clk. It is however possible to stop the current simu-

lation by clicking the Break icon in the main window or in the wave window.

Run the simulation interactively as described in the previous section or run the following scripts (See **SIM/BIN**) from the VSIM command line.

```
VSIM 7> do SIM/BIN/start_msim.do
VSIM 8> do SIM/BIN/wave.do
VSIM 9> do SIM/BIN/run_msim.do
```

If you make any modification to the VHDL source, you need to recompile the sources (manually or using the vmake command described earlier in this section), and then restart the simulation in the same environment (e.g., the same displayed waveforms or the same simulation breakpoints) with the restart -f command.

View Declaration View Instantiation			
Add	۶T	Fo Wave	All items in region
Copy Find	ד ד ד	Fo List Fo Log Fo Dataflow	All items in region and below All items in design
Expand Selected Collapse Selected Expand All Collapse All			
Code Coverage	•		
Test Analysis	•		
XML Import Hint			
Reload sim End Simulation			

## 2.3 Simulation of the post-synthesis Verilog model with timing data

This step occurs after the RTL model has been synthesized into a gate-level netlist. The timing information about the design which includes the delay of the library cells only is stored in a SDF file. (See -3.5 VHDL/Verilog gate-level netlist generation and post-synthesis timing data (SDF) extraction.) Compile the Verilog gate-level netlist generated by the logic synthesis and its testbench in a new library called **mapped**:

```
vlib LIB/MSIM/mapped
vmap mapped LIB/MSIM/mapped/
ModelSim> vlog -quiet HDL/RTL/SYKA65_128X16X1CM2.v
ModelSim> vlog -quiet HDL/RTL/SPKA65_512X16BM1A.v
ModelSim> vlog -work LIB/MSIM/mapped HDL/GATE/filter_soc_mapped.v
ModelSim> vcom -work LIB/MSIM/mapped HDL/TBENCH/filter_soc_tb_mapped.vhd
```

or execute the shell script **compile\_msim\_mapped.sh**.

To simulate the RTL model,

Name	Type	Path	Design VHDL Veritog Lincaries	SDF Others
🙏 work	Library	LIB/MSIM/work/	-Search Librarias ( 1 )	
🛝 mapped	Library	LIB/MSIM/mapped/	Search Libraries (-L)	
- Milter_soc	Module	/users/sander/ET4351/asic/ug_as	unc65_generic_core_h	Add
E filter_soc_t	b Entity	/users/sander/ET4351/asic/ug_as	whc65_generic_core_1	Modify.
-M SPKA65_5	12X16B Module	/users/sander/ET4351/asic/ug_as		Delete
t routed (empty	20ATOA Mudule	LIP/MSIM/routed/		
anblite axi br	ridge v1. Library	/opt/eds/modeltech/10.1f/xilinx//eu		
anblite axi br	ridge_v3_Library	/npt/eds/modeltech/10.1f/vivadn2		
		×	Search Libraries First ( -Lf )	
sign Linit(s)		Besolution		Add
oned filter as	ac th	default -		Modify.
pped. rarcer_so	JC_00	OGT BOT C		
itimization 7 Enable optimiz	Design VHDL V	eniog Libraries SDF Others		OK Ca
otimization Finable optimiz	Design VHDL V SDF Files	eniog Libraries SDF Others	Add	OK Ca
timization —— 7 Enable optimiz	SDF Files	eniog Libraries SDF Others	Add Modify_ Delete	OK Ca
timization —— F Enable optimiz	Design VHDL V SDF Files Region : /dul	eniog Libraries SDF Others	Add Modify_ Delete	
timization F Enable optimiz	Design VHDL V SDF Files Region : /du	erilog Libraries SDF Others Others	Add Modify_ Delete SDF File S/SYN/TIM/filter_	OK Ca
vtimization Fable optimiz	Design VHDL V SDF Files Region : /dul	eniog Libraries SDF Others	Add Modify- Delete SDF File [5/SYN/TIM/filter_ Apply to Region	OK Car soc_napped. sdf Browse
vtimization — — — — — — — — — — — — — — — — — — —	Design VHDL V SDF Files	eniog Libraries SDF Others	Add Modify_ Delete SDF File S/SYN/TIM/filter_ Apply to Region /dut	OK Ca
timization — — — — — — — — — — — — — — — — — — —	Design VHDL V SDF Files Region : /dul /mnt/tang	erilog   Libraries   SDF   Others   t o/md2/users/sander/ET4351/asic/ug_asic	Add Modify_ Delete SDF File SJF FILE S	OK Car OK Car soc_napped. sdf Browse Delay typ v OK Cancel
timization • Enable optimiz	Design VHDL V SDF Files Region : /du /mnt/tang SDF Options Disable SDF wa	eritog Libraries SDF Others	Add Modify_ Delete SDF File SJF FILE S	OK Car oc_mapped.sdf Browse Delay typ v OK Cancel

- 1. Select the main menu item **Simulate**  $\Rightarrow$  **Start simulation...** to get the simulation dialog window.
- 2. Select from library **mapped** the architecture of the testbench and a resolution of 100ps.
- 3. Click the Libraries tab to add the gate library umc65\_generic\_core

#### CHAPTER 2. VHDL AND VERILOG SIMULATION

4. Then click the SDF tab. In the SDF dialog window, add the file SYN/TIM/filter\_soc\_mapped.sdf and specify the region dut, which is the label of the instance in the testbench that will be annotated with timing data. Note that the Reduce SDF errors to warnings box must be checked. This is required to avoid the simulation to stop prematurely due to errors such as "Failed to find port 'a(7)'". These are not really errors here as they are related to interconnect delay data in the SDF file that are not used in the simulation (they are actually all set to zero).

Then click **OK** in the remaining Start Simulation dialog box to load the mapped netlist. Clock to output delays of the order of 100ps to 1ns should be visible in the wave window.

Run the simulation interactively as described in the previous section or run the following scripts (See **SIM/BIN**) from the VSIM command line.

```
VSIM 7> do SIM/BIN/start_msim_mapped.do
VSIM 8> do SIM/BIN/wave.do
VSIM 9> do SIM/BIN/run_msim_mapped.do
```



### 2.4 Simulation of the post-route Verilog model with timing data

This step occurs after the design has been placed and routed. The Post-route SDF-file contains cell delay and wire delays of the circuit. See "4.13 Post-route timing data extraction" and "4.14 Post-route netlist generation". This step involves the simulation of a Verilog gate-level netlist with a VHDL testbench. Compile the Verilog gate-level netlist generated by the logic synthesis and its testbench in a new library called **routed**:

```
vlib LIB/MSIM/routed
vmap routed LIB/MSIM/routed/
ModelSim> vlog -quiet HDL/RTL/SYKA65_128X16X1CM2.v
ModelSim> vlog -quiet HDL/RTL/SPKA65_512X16BM1A.v
ModelSim> vlog -work LIB/MSIM/routed HDL/GATE/filter_soc_routed.v
ModelSim> vcom -work LIB/MSIM/routed HDL/TBENCH/filter_soc_tb_mapped.vhd
```

or execute the shell script compile\_msim\_routed.sh.

To simulate the placed and routed netlist with timing data:

- 1. Select the item **Simulate** ⇒ **Start simulation...** in the main menu to get the simulation dialog window.
- 2. Select from library routed the architecture of the testbench and a resolution of 100ps.
- 3. Then click the Libraries tab to add the gate library umc65\_generic\_core
- 4. Load the SDF timing file PAR/TIM/filter\_soc\_routed.sdf.

Note that the Reduce SDF errors to warnings box must be checked. This is required to avoid the simulation to stop prematurely due to errors such as "Failed to find matching specify timing constraint". These are not really errors here as they are related to removal (asynchronous) timing constraints generated by INNOVUS that are not supported in the Verilog models of the gates.

Run the simulation interactively or run the following scripts (See SIM/BIN) from the VSIM command line.

```
VSIM 7> do SIM/BIN/start_msim_routed.do
VSIM 8> do SIM/BIN/wave.do
VSIM 9> do SIM/BIN/run_msim_routed.do
```

## **Chapter 3**

# Logic synthesis

This chapter presents the main steps to perform the logic synthesis of the VHDL RTL model with the Synopsys Design Compiler tool. Design Compiler(DC) supports Tcl scripts. Scripts are useful to capture the intermediate steps in the synthesis flow and make the flow reproducable. All scripts for synthesis are found in the directory **SYN/BIN**.

## 3.1 Loading and checking the design

1. Start the Synopsys DC\_Shell GUI, enter the following command command in a new shell:



dc\_shell -gui

The command line is also echoed in the terminal shell from which the tool has been started, so it is possible to enter DC commands from there as well. It is still possible to execute some Unix commands from here.

2. Load the libraries and initialize global variables

```
source SYN/BIN/setup.tcl
```

3. Load the design

During this phase the RTL source is analyzed and elaborated.

```
source SYN/BIN/load_design.tcl
```

The analysis phase compiles the VHDL model and checks that the VHDL code is synthesizable.

The elaboration phase performs a generic pre-synthesis of the analyzed model. It essentially identifies the registers that will be inferred.

The console now displays the inferred registers and the kind of reset (here asynchronous reset - AR: Y).

```
Listing 3.1: "Elaborate design command"
```

Note the name filter\_soc\_CWIDTH16\_CAW7\_DWIDTH16\_DAW7 given to the elaborated entity.

It is possible to display the elaborated schematic by selecting the entity i\_filter\_top in the hierarchy window and then clicking the **Create Schematic** button. You can the browse the hierarchy with the the up/down buttons in the top menu.



It is common practice to save the result of intermediate steps into a database restore file so next steps can be taken up from such restore point. Here the result after elaboration is stored into file: **SYN/DB/filter\_soc\_elab.ddc** 

## 3.2 Constraining the design

Load the (Ideal Clock) timing constraints

source SYN/BIN/constraints.tcl

Many kinds of constraints may be defined on the design. Here only constraints on the area and the clock will be defined. To define the clock attributes, i.e. its period and duty cycle, Define a clock period of 10 ns with 50% duty cycle. Time unit is not specified here. It is defined in the cell library and is usually ns. A max area constraint set to zero is not realistic but it will force the synthesizer to target a minimum area. set\_max\_area 0

## 3.3 Mapping and Optimization

The optimization phase, also called here compilation phase, is technology dependent. It performs the assignment of logic gates from the standard cell library to the elaborated design in such a way the defined constraints are met. Note that the default resource allocation and implementation for operative parts is based on timing constraints.

This means that resource sharing is used so that timing constraints are met or not worsened. Perform the mapping and optimization process:

<u>F</u> ile	<u>E</u> dit	t <u>V</u> iew	<u>S</u> elect	<u>H</u> ighlight	L <u>i</u> st <u>F</u>	<u>H</u> ierarchy	<u>D</u> esign	<u>A</u> ttrik	outes	S <u>c</u> hemati	c <u>T</u> im	ning <u>T</u> es	st <u>P</u> ower	<u>W</u> indo	w Help	
] 🚅		6 6	0.0	0. 2. 4. 0.		b 📤 🗗	E 🗠	»	📷 » 📗	filter_so	c_CWII	DTH16_0	CAW7_DV	/IDTH16	DAW7	• ] 🕘 »
	° <sub>E</sub> Hi	ier.1					_		chem	atic.2 i_f	ilter_t	op/i_filte	er			
48	Log	ical Hier	rarchy	<u></u>	Cells	(Hierarch	ical)	•								
3	÷.	<b>)</b> ==> f	ilter_so	c_CWI	Cell N	lame	Ref Nam	e 🔺								
æ	1 7	::D-io_(	ClkxCl		:Dio_(	ClkxCl	inpad_25	0								
Â		:⊕io_I	ResetxR	BI	:Dio_l	Resetx	inpad_25	0								
.m		:⊡io_I	DataInR	eqxSI	:Dio_l	Dataln	inpad_25	0								
×2		::⊡io_l	DataInA	ckxSO	:Dio_l	DataIn	outpad_2	5_(		┍╫╫┲╇	_					
		::Dio_l	DataOut	tReqxSO	:Dio_l	Data0	outpad_2	5_(								
		:⊡io_l	DataOut	tAckxSI	:Dio_l	Data0	inpad_25	_0_								
	E	₽-:D-i_fil	ter_top		:Di_fi	lter_top	filter_top	_c.								
		::D-io_I	DataInx	DI/x0_0	:Dio_l	Dataln	inpad_25	_0_								
		:⊕io_I	DataInx	DI/x0_1	:Dio_l	Dataln	inpad_25	_0_								
		:⊡io_l	DataInx	DI/x0_2	:Dio_l	Dataln	inpad_25	_0_								
		:⊒-io_I	DataInx	DI/x0_3	:Dio_l	Dataln	inpad_25	_0_								
		:⊕io_I	DataInx	DI/x0_4	:Dio_l	Dataln	inpad_25	_0_								
		:Ðio_I	DataInx	DI/x0_5	:Dio_l	Dataln	inpad_25	_01								
		Ðio_l	DataInx	DI/x0_6	1		· · · • • •	Ê								Þ
Ī	р Е			Hier.1		Ð	Sch	ematio	.2 i_f	ilter_top/i	_filter					
Ī	_															
		0:	00:24	366659.7	C	0.00	0.0		0.0							
		0:	00:24	366659.7	0	0.00	0.0		0.0							
		0:	00:24	366659.7	0	0.00	0.0		0.0							
		Loadin	g db f:	ile '/opt/	eds/De	esignLab	/tech/Fa	raday	7/L90_	SP/Core/	fsd0a	_a/201	0Q4v2.1/	GENERIC	CORE/Fr	ontEnd/s
	L	.og Hi	istory													Options: 🔻
	de	esian vi	sion>	1												
				ľ												
Read	dy												Design	. /7_DW	IDTH16_D	AW7

#### source SYN/BIN/compile.tcl

The mapped design schematic includes instances of the coefficient rom, data ram and the filter circuit. Also, the cells are now real gates from the cell library.

The mapped design will be saved into file SYN/DB/filter\_soc\_mapped.ddc.

## **3.4** Generating reports

It is possible to get many reports on various synthesis results. Here only reports on the area used, critical path timing and the resources used will be generated. We can check the quality of the design with the following commands:

```
report_qor
report_timing
report_area
```

1

```
Report : timing
        -path full
       -delay max
        -max_paths 1
        -sort_by group
Design : filter_soc
Version: M-2016.12
Date : Tue Jul 10 14:34:13 2018
Operating Conditions: uk65lscllmvbbr_108c125_wc Library: uk65lscllmvbbr_108c125_wc
Wire Load Model Mode: top
  Startpoint: DataInReqxSI
              (input port clocked by ClkxCI)
  Endpoint: i_filter_top/i_filter/RamWritexDO_reg[0]
            (rising edge-triggered flip-flop clocked by ClkxCI)
  Path Group: ClkxCI
  Path Type: max
 Des/Clust/Port Wire Load Model
                                          Library
                        _____
  filter_soc w10
                                             uk65lscllmvbbr_108c125_wc
                                                             Incr
                                                                       Path
  Point
                              0.00 0.00
0.00 0.00
0.00 0.00 r
5.38 5.38 r
0.00 5.38 r
1.73 7.10 r
  clock ClkxCI (rise edge)
  clock network delay (ideal)
  input external delay
  DataInReqxSI (in)
  i_DataInRegxSI/PAD (IUMA)
                                                             1.73
0.12
                                                                       7.10 r
7.22 f
 i_DataInReqxSI/D1 (10MA)

U418/Z (ND3M8RA) 0.12 7.22 f

U424/Z (CKMUX2M2R) 0.17 7.39 r

i_filter_top/i_filter/RamWritexD0_reg[0]/D (DFQRM1RA) 0.00 7.39 r

7.39
  i_DataInReqxSI/DI (IUMA)
 clock ClkxCI (rise edge)8.008.00clock network delay (ideal)0.008.00clock uncertainty-0.207.80i_filter_top/i_filter/RamWritexD0_reg[0]/CK (DFQRM1RA)0.007.80 rlibrary setup time-0.047.76deta required time7.76
  data required time
                                                                         7.76
                     _____
                                                                         7.76
  data required time
                                                                        -7.39
 data arrival time
                        ------
  slack (MET)
                                                                         0.38
```

All times are expressed in ns (the time unit is defined in the cell library). The slack defines the time margin from the clock period. A positive slack means that the latest arriving signal in the path still arrives before the end of the clock period. A negative slack means that the timing constraint imposed by the clock is violated.

The timing delays that are accounted for are the internal gate delays (from the cell library) and the estimated interconnect delays (from the cell library and the wire load model in use).

Library(s) Used:

uk65lscllmvbbr\_108c125\_wc (File: /opt/eds/DesignKits/IMEC-UMC65/\_G-01-LOGIC\_MIXED\_MODE65N-LL\_LOW\_K\_UMC-IP/synopsys/uk65lscllmvbbr\_108c125\_wc.db) SYKA65\_128X16X1CM2\_BC (File: /opt/eds/DesignKits/IMEC-UMC65/Memories/ SYKA65\_128X16X1CM2/SYKA65\_128X16X1CM2\_BC.db) SPKA65\_512X16BM1A\_BC (File: /opt/eds/DesignKits/IMEC-UMC65/Memories/ SPKA65\_512X16BM1A/SPKA65\_512X16BM1A\_BC.db) u065giol125mvir\_25\_wc (File: /opt/eds/DesignKits/IMEC-UMC65/\_G-01-LOGIC\_MIXED\_MODE65N-LL\_LOW\_K\_UMC-IP/synopsys/u065giol125mvir\_25\_wc.db)

Operating Conditions: uk65lscllmvbbr\_108c125\_wc Library: uk65lscllmvbbr\_108c125\_wc Wire Load Model Mode: top

Design	Wire Load Model	Librar	у			
filter_soc	w10	uk651so	cllmvbbr_108c125_wc			
Global Operati Power-specific Voltage U Capacitanc Time Units Dynamic Po Leakage Po Cell Interna Net Switchin	ing Voltage = 1. c unit information nits = $1V$ ce Units = 1.000 s = 1ns ower Units = 1nW ower Units = 1pW al Power = 698. ng Power = 440.	08 on : 000 pf 7 (derived from 7 0497 uW (61%) 4088 uW (39%)	V,C,T units)			
Total Dynamic	Power = $1$ .	1385 mW (100%)				
Cell Leakage I	Power = $3.1$	9863 uW				
Power Group ) Att	Internal Power rs	Switching Power	Leakage Power	Total Power	( %	
io_pad 56.93%)	0.2371	0.4126	6.2701e+05	0.6504	(	
memory 33.46%)	0.3775	1.8190e-03	2.9396e+06	0.3822	(	
black_box 0.00%)	0.0000	0.0000	0.0000	0.0000	(	
clock_network	0.0000	0.0000	0.0000	0.0000	(	
register 5 (09%)	5.6930e-02	1.1159e-03	1.0277 e+05	5.8149e-02	(	
sequential	0.0000	0.0000	0.0000	0.0000	(	
combinational 4.52%)	2.6514e-02	2.4832e-02	3.1690e+05	5.1663e-02	(	
Total 1	0.6980 mW	0.4404 mW	3.9863e+06 pW	1.1424	mW	

### **3.5** Check design and generate output

1. Check the design and save the netlist:

source SYN/BIN/check\_save.tcl

During this step diverse output files are generated:

- First several reports (in text format) are written into directory **SYN/RPT**. Read them, because they contain valuable information related to the design.
- Second a Verilog model of the mapped design for simulation and for use Place and Route is written into file HDL/GATE/filter\_soc\_mapped.v.
- Third a SDF (Standard Delay Format) file is gereated that includes the gate delays. Care should be taken to use the right naming scheme when generating the SDF file, otherwise the back-annotation of the delays onto the Verilog netlist for simulation will fail. The SDF file is stored into file **SYN/TIM/filter\_soc\_mapped.sdf**.

Information: Annotated 'cell' delays are assumed to include load delay.

The informational message says that the estimated interconnect delays are actually included in the SDF file as part of the cell delays. The generated SDF file actually includes a list of interconnect delays of zero values.

• Fourth a SDC (Synopsys Design Constraint) file **SYN/SDC/filter\_soc\_mapped.sdc** is written. Both design environment and design constraint definitions are stored in a format that can be read by other Synopsys tools such as PrimeTime or other EDA tool such as Cadence INNOVUS.

It is much more convenient to use scripts and to run the synthesis tool in batch mode when the design complexity increases. Scripts also conveniently capture the synthesis flow and make it reusable. Synopsys Design Compiler supports the Tcl language for building scripts.

An example of such a script for the synthesis of the filter\_soc design has been installed in the directory **SYN/BIN** The script has to run from the project top directory and it assumes a directory organization as described in section 1.2. To run the Tcl script, execute the following command in a Unix shell:

dc\_shell -f SYN/BIN/syn.tcl

When the script finishes executing, the dc\_shell environment is still active so you can enter other dc\_shell commands. Enter quit or exit to return to the Unix shell.

## **Chapter 4**

## Standard cell placement and routing

This chapter presents the main steps to perform the placement and the routing of the synthesized gatelevel netlist using standard cells from the IMEC design kit. The tool used here is Cadence Innovus. Each subsection describes a particular step in the place and route process, first by how to do this manually then by using a TCL script.

### 4.1 Starting INNOVUS and importing the design

To start the INNOVUS environment, enter the innovus command in a new Unix shell:

#### innovus

If the -overwrite switch is not used, both log and command files are incremented at each new session. The Unix shell from which the tool is started is called the Innovus console. The console displays the **innovus>** prompt. This is where you can enter all Innovus text commands and where the tool displays messages. If you use the console for other actions, e.g., Unix commands, the Innovus session suspends until you finish the action.

The first action to perform is loading a setup script that contains statements to set several global variables and definitions of the used grid.

source PAR/BIN/setup.tcl

## 4.2 Design import

Importing the design into Innovus involves specifying the following setup information:

**Design libraries and files.** This includes information on the technological process and the cell library in the LEF (Layout Exchange Format) format. LEF files provides information such as metal and via layers and via generate rules which is used for routing tasks. They also provide the minimum information on cell layouts for placement and routing.

Gate-level netlist. This relates to the synthesized (Verilog) netlist to be placed and routed.

Timing libraries. This includes information on the cell timings (delays, setup/hold times, etc.).

To start the design import, select:

 $\label{eq:File} \begin{array}{l} File \Rightarrow Import \ Design...\\ Click \ Load...\\ Select \ PAR/CONF/umc65\_init.globals\\ Click \ OK \end{array}$ 

Loading the file umc65\_init.globals set the Verilog source file to "filter\_soc\_mapped.v".



The imported design contains two core macro's (coeff, ram) on the right side of the chip. The main window includes three different design views that you can toggle during a session: the Floorplan view, the Amoeba view, and the Physical view.



The Floorplan view displays the hierarchical module and block guides, connection flight lines, and floorplan objects, including block placement, and power/ground nets. The Amoeba view displays the outline of the modules and submodules after placement, showing physical locality of the module. The Physical view displays the detailed placements of the module's blocks, standard cells, nets, and interconnects.

The main window includes a satellite window, which identifies the location of the current view in the design display area, relative to the entire design. The chip area is identified by a yellow box, the satellite view is identified by the pink crossbox. When you display an entire chip in the design display area, the satellite crossbox encompasses the chip area yellow box.

When you zoom and pan through the chip in the design display area, the satellite crossbox identifies where you are relative to the entire chip.

• To move to an area in the design display area, click and drag on the satellite crossbox.

#### CHAPTER 4. STANDARD CELL PLACEMENT AND ROUTING

- To select a new area in the design display area, click and drag on the satellite crossbox.
- To resize an area in the satellite window, click with the Shift key and drag a corner of the crossbox.
- To define a chip area in the satellite window, right-click and drag on an area.

There are a number of binding keys available (hit the key when the Innovus GUI is active):

- **b** display the list of binding keys
- d (de)select or delete objects
- **f** zoom the display to fit the core area
- k create a ruler
- K remove last ruler displayed
- **q** display the object attribute editor form for the selected object; click the left-button mouse to select an object, Shift-click to select or deselect an object
- u undo last command
- U redo last command
- $\mathbf{z}$  zoom-in  $2\mathbf{x}$
- ${f Z}$  zoom-out 2x

Arrows pan the display.

Hit CTRL-R to refresh the display. The alternative way instead of using the interactive environment is loading the following script in the console window.

source PAR/BIN/importDesign.tcl

## 4.3 Floorplan Specification

The floorplan defines the actual shape, or aspect ratio, the layout will take, the global and detailed routing grids, the rows to host the core cells and the I/O pad cells, and the location of the corner cells.

Have a look at the IO configuration file  $\ensuremath{\textbf{PAR/CONF/filter\_soc.io}}.$ 

Start floorplanning by selecting from the main menu:

### $\textbf{Floorplan} \Rightarrow \textbf{Specify Floorplan...}$

Enter the details so that the form looks the same as the one below:

Basic Advanced		
Specify By:  Size  Die/IO/Core	Coordinates	
○ Core Size by:  ● Aspect Rati	o: Ratio (H/W):	0.932
	Ore Utilization:	0.015737
	Cell Utilization:	0.002511
<ul> <li>Dimension:</li> </ul>	Width:	900.0
$\frown$	Height:	838.8
Die Size by:	Width:	1872.08
	Height:	1872.08
Core Margins by: • Core to IO B	oundary	
Core to Die	Boundary	
Core to Left: 560.	0 Core to Top:	560.0
Gore to Right: 560.	0 Core to Bottom:	560.0
IO Box Calculation Use: 🛛 🖯	Max IO Height 💿 Mi	n 10 Height
Floorplan Origin at: 🧶 🧕	Lower Left Corner 🔾	Center
		Unit: Micron
OK Apply	Cancel	Help

#### Click OK

Now you can place the macros on the right side of the chip by hand through selecting the red-circle item on the menu bar and drag the particular macro into the core area.



Or you can select from the main menu floorplanning:

**Floorplan**  $\Rightarrow$  **Edit Floorplan**  $\Rightarrow$  **Edit Floorplan...** halo's around the macro cell can be specified to prevent placement of standardcells to close to the macro cells. Specify here a halo width of 28 um and leave everything else default.

**Floorplan**  $\Rightarrow$  **Clear Floorplan...** allows you to delete all or parts of the floorplan objects.

Now the gaps between the IO cells must be filled with IO-filler cells. Execute the fillperi.tcl script by the following command on the command line:

source PAR/BIN/fillperi.tcl

Plan Design Set Plan Design Mode	Plan Design Set Plan Design Mode						
Seed Selection:	Effort Control:						
Auto	🔾 Medium 💿 High						
File:	Medium Effort Flow Control:						
Constraint file template:	Congestion Aware 🔲 Keep Guide						
Only Generate Template	High Effort Flow Control:						
File:	Use Guide Boundary  one  guide  fence						
	Incremental						
	Refine Seed:						
	Module Utilization : 75 %						
	Fence Spacing : -1 Micron						
	Macro Placement:						
	Macro Space: 0 Micron						
	Macro Padding Factor: 6						
	Boundary Place Fix Placed Macros						
	Display:						
	No Colorization						
]							
OK Apply Default Cancel Help	OK Apply Default Cancel Help						

The display design area pane now shows the defined floorplan with the required number of rows.

File	<u>V</u> iew <u>E</u> c	lit Partitio <u>n</u>	Floorpl <u>a</u> n	Power	Place	EC <u>O</u>	Clock	Route	Timing	Verif <u>y</u>	PVS	Tooļs	Windows	Flows	<u>H</u> elp		Q, a	online help	c	āden	ce
					Place								Windowski 			•	All G all G al	solors help stance Type Type Blod State Type Blod States Cov Physic Blod States Cov Blod States	k k ical iO k Box n		се П
Q	Click	to select sin	gle object. S	ihift+Clicl	k to de/s	select m	nultiple	objects								0 10	Detail 32.4800	- ME1(1) - ME2(2) - ME2(2) - ME3(3) - ME3(3) - ME3(3) - V13(3) - ME5(5) - V15(5) - ME6(6) - V16(6) - V16(6) - 0,1467.360		v v	eed

It is a good idea to save the design at that stage to allow restarting here quickly without needing to redo all the previous steps. Select:

 $File \Rightarrow Save \ Design...$ 

Check innovus in de popup-menu and save the current state in the file PAR/DB/filter soc-fplan1 The data are actually saved in the directory PAR/DB/filter soc-fplan1.dat To restore design data, select File  $\Rightarrow$  Restore Design... in the main menu and select the particular design

file to restore from the PAR/DB directory. The following script performs all the above steps:

```
source PAR/BIN/floorplan.tcl
```

#### 4.4 Power ring/stripe creation and routing

This step defines the pins and nets connected to global power and ground nets. Additionally the VDD and VSS power rings around the core and macros are generated and optionally adds a number of vertical and/or horizontal power stripes across the core. Stripes ensure a proper power distribution in large cores. They are not strictly required here as the design is small.

#### 4.4.1 **Define global net connections**

This step assigns pins or nets to global power and ground nets. The imported Verilog netlist does not mention any power and ground connections. However, the cells that will be placed do have power/ground pins that will need to be routed to the global power/ground nets defined for the block.

Select **Power**  $\Rightarrow$  **Connect Global Nets...** in the main menu.



The left pane (Connection List) is initially empty. For each VDD and VSS net do: In the Connect field check Pin and enter at Pin Name(s) (Here VDD or VSS). In the Scope field check Apply All

Fill in the To Global Net field either VDD or VSS.

Click on Add to List. The left pane now includes the related global net connection. Repeat these actions with Tie High checked and finally with Tie Low checked. Click on Apply and close the window by Cancel. Or execute the script:

source PAR/BIN/global\_nets.tcl

#### 4.4.2 Define power rings

Select **Power**  $\Rightarrow$  **Power Planning**  $\Rightarrow$  **Add Rings...** in the main menu.

Basic Advanced Via Generation Mode Preview	Basic Advanced Via Generation Mode Preview						
Net(s): VSS VDD	Custom Ring Sides/Extension						
Ring Type	Number of bits: 1						
Core ring(s) contouring							
Around core boundary 🕨 🗹 Exclude selected objects	Reinforcement stripes						
Block ring(s) around	Spacing: 0						
Each block							
User defined coordinates: Core ring							
Ring Configuration	Merge with pre-routed rings if within spacing threshold: 0						
Layer: Width: Spacing: Offset:	Minimum jog distance: 0						
Top: ME1(1) H > 2.8 2.8 28	Snap wire center to routing grid: None 🕨						
Bottom: ME1(1) H      2.8 2.8 28							
Left: ME2(2) V • 2.8 2.8 2.8							
Right: ME2(2) V • 2.8 2.8 28							
Offset: Center in channel							
OK Apply Defaults Cancel Help	OK Apply Defaults Cancel Help						

The Net(s) field defines the number and the kinds of rings from the core. In our case, there will be first a ground ring around the core and a VDD ring around the ground ring. The net names should be consistent with the power net names in the cell LEF file.

In the field **Ring Type**: Check *Core ring(s) contouring*.

In the filed **Ring Configuration**: Specify ring widths of 2.8  $\mu$ m spaced by 2.8  $\mu$ m with offset of 28  $\mu$ m. The rings can be placed either at a particular offset as specified in our case or in the center of the channel between the core and the chip boundary (or the IO pads, if any) by checking *Offset: Center in channel*. It is possible to extend the ring segments to reach the core boundary.

Click on the Advanced tab and click on the segments you'd like to extend.

Other power and ground side trunks can be defined by selecting only horizontal or vertical segments. Click **OK** to generate the rings.

To add block rings around the macro blocks, select **Power**  $\Rightarrow$  **Power Planning**  $\Rightarrow$  **Add Rings...** in the main menu.

Basic Advanced Via Generation Mode Preview	Basic Advanced Via Generation Mode Preview
Net(s): VSS VDD	Custom Ring Sides/Extension
Ring Type	Number of bits: 1
○ Core ring(s) contouring	
Around core boundary   Exclude selected objects	Reinforcement stripes
Block ring(s) around	Spacing: U
Each block >	Group vias at ring corpor
User defined coordinates:	
Ring Configuration	Merge with pre-routed rings if within spacing threshold: 0.1
Layer: Width: Spacing: Offset:	Minimum jog distance: 0.1
Top: ME1(1) H 3 2 1	Snap wire center to routing grid: None >
Bottom: ME1(1) H > 3 2 1	
Left: ME2(2) V 3 2 1	
Right: ME2(2) V 3 2 1	
Update	
OK Apply Defaults Cancel Help	OK Apply Defaults Cancel Help

In the field **Ring Type**: check *Block ring(s) around*.

In the field **Ring Configuration** Specify ring widths of 3  $\mu$ m spaced by 2  $\mu$ m with offset of 1 $\mu$ m.

Click **OK** to generate the block rings.

To add power stripes, select **Power**  $\Rightarrow$  **Power Planning**  $\Rightarrow$  **Add Stripes...** in the main menu.

The **Set Configuration** area defines the Net(s) pattern, direction, layer, width and spacing of the stripes. Our example does not need any stripes so click **Cancel** 

#### 4.4.3 Routing the power grid

Now, it is possible to route the power grid. Select **Route**  $\Rightarrow$  **SRoute...** in the main menu. All default values are fine. Click **OK** to do the routing. The design now looks like below:



It is recommended to save the new stage of the design. Select **File**  $\Rightarrow$  **Save Design...** in the main menu and save the current state in the file **PAR/DB/filter\_soc-pplan**.

The alternative to execute the above powerplan steps manually is to execute the script:

source PAR/BIN/powerplan.tcl

## 4.5 Core cell placement

This step places the cells of the imported Verilog netlist in the rows.

Select **Place**  $\Rightarrow$  **Standard Cells...** in the main menu.

By clicking the **Mode** button one can specify placement options. By default it will run in **Timing Driven Placement Mode**. Stick to the default options and click **OK**.



The **Timing Driven Placement Mode** option will optimize the placement of the cells that are on the critical path. Some cell instances may be replaced with cells having lower driving capabilities (downsizing) or stronger driving capabilities (upsizing). Buffers may be also added or deleted. The Innovus console notifies such changes.

Click **OK** to do the placement. It may take some time to complete, especially when the placement is timing driven and a high effort level is used .

The placement should then look like below:



It is recommended to save the new stage of the design. Select **File**  $\Rightarrow$  **Save Design...** in the main menu and save the current state in the file **PAR/DB/filter\_soc-placed**. The alternative way is by running the tcl script: **source PAR/BIN/placement.tcl** 

## 4.6 Post-placement timing analysis

The timing analysis engine in Innovus can now be run to get a relatively good idea of the timing performances of the design. It actually performs a trial routing and a parasitic extraction based on the current cell placement.

Select **Timing**  $\Rightarrow$  **Report Timing...** in the main menu. Define the path for the slack report file. Click **OK**.

🔾 Pre-Place 🧕 F	Pre-CTS 🔾 Post-CTS 🔾 Post-Route 🔾 Sign-Off
Analysis Type —	
Setup	Hold
Include Si	
D	
Reporting Options	s
Number of Paths:	50
Report file(s) Prefix	: filter_soc_preCTS

In the Innovus console window you get a summary of the timing analysis:

- * * * * *	######################################	##### e CTS #####	t######### Cadence I Linux x86 Wed Jul filter_so timeDesig -outDir t############	###### nnovus _64(H 4 13:3 c n –pre PAR/RF ######	###### 5 17.1 0 st 11 3 2 : 4 0 2 CTS 2 T 4 #####	########## 11-s080_1 D salsa) 2018 pathRepo ##########	######################################	## ports — ##	slackReports —numPaths 50 —prefix
	timeDes	ign S	Summary						
+	Setup mode   all   re				2reg	   default	-+ 		
	WNS ( TNS (	WNS $(ns):   -0.109$ TNS $(ns):   -1.616$		1.215   0.000		-0.109   -1.616   17	-+   		
1	All Pa	ths:	113	95 +	5	36 	   _+		
4	 l	+	<u></u>	Real		+ 	Tota	1	+
	DRVs -	+   N1	nets (teri	ns)	+   Worst Vio		Nr nets(t	erms)	-    _
	max_cap max_tran max_fanout	   	$\begin{array}{ccc} 24 & (24) \\ 24 & (135) \\ 0 & (0) \end{array}$		_	0.126   3.097   0	25 (25 24 (13 0 (0)	) 5)	   
1	max_length	1	0 (0)	1		0 1	0 (0)		1

Density: 0.383% Routing Overflow: 0.00% H and 0.00% V The design is critical as the worst negative slack (WNS) is negative (-0.109 ns). To get more details on the critical path execute the following commands in the Innovus console:

```
report_timing > PAR/RPT/filter_soc_preCTS-reportTiming
```

The following report is then displayed in the console:

#######################################	##############	##########										
Generated by: Cadence Innovus 17.11-s080_1												
# OS: Linux x86_64(Host	DS: Linux x86_64(Host ID salsa)											
# Generated on: Wed Jul 4 13:42:2	Generated on: Wed Jul 4 13:42:29 2018											
# Design: filter_soc												
# Command: report_timing > 1	PAR/RPT/filter_s	soc_preCTS	-report'i	Timing								
#######################################	###############	##########										
Path 1: VIOLATED Setup Check with Pin i	_filter_top_i_f	ilter_State	x D P_reg	_0_/CK								
Endpoint: i_filter_top_i_filter_StatexI	DP_reg_0_/D ('	^) checked	with lo	eading								
edge of 'ClkxCI'												
Beginpoint: DataInReqxSI	(*	^) triggere	d by lo	eading								
edge of 'ClkxCI'												
Path Groups: {ClkxCI}												
Analysis View: minView												
Other End Arrival Time 0.000												
– Setup 0.109												
+ Phase Shift 8.000												
– Uncertainty 0.200												
= Required Time 7.691												
– Arrival Time 7.800												
= Slack Time $-0.109$												
Clock Rise Edge	0.000											
+ Input Delay	0.000											
+ Drive Adjustment	5.437											
= Beginpoint Arrival Time	5.437											
Instance	Arc	Cell	Delay	Arrival	Required							
1				Time	Time							
<del>_</del>			+	+								
Data	InReqxSI ^	i.	Í	5.437 I	5.328							
i_DataInReqxSI   PAD	^ -> DI ^   IU	JMA I	1.818	7.254 I	7.146							
U418   A ^ -	-> Z v   NI	D3M8RA	0.383	7.637	7.528							
U171   B v -	-> Z ^   O	AI211M1R	0.163	7.800	7.691							
i_filter_top_i_filter_   D ^	DF	FQRM1RA	0.000	7.800	7.691							
i_filter_StatexDP_reg_0_   D ^	DF	FQRM1RA	0.000	7.800	7.691							
+					+							

If timing requirements are not met optimization is possible by selecting:

 $ECO \Rightarrow Optimize Design...$ Check pre-CTS Click OK

## 4.7 Clock tree synthesis (optional)

As the paths that will propagate the clock signal in the design are not necessarily balanced, some registers may receive the active clock edge later than others (clock skew) and may therefore violate the assumed synchronous design operation. For example, the original clock tree we can get from the previously placed design is shown below.

To create a balanced clock tree execute the folloing script:

```
source PAR/BIN/cts.tcl
```

execute the following commands in the Innovus console:

report\_timing
If timing requirements are not met optimization is possible by selecting

$$\label{eq:expectation} \begin{split} ECO &\Rightarrow Optimize \ Design... \\ Check \ post-CTS \\ Click \ OK \end{split}$$

It is recommended to save the new stage of the design. Select:

File  $\Rightarrow$  Save Design... Check Data Type: Innovus Enter the file path: PAR/DB/filter\_soc-cts

# 4.8 Filler cell placement

Cell Name(s)	Select
Prefix FILLER	
Power Domain	Select
Do DRC	
🔄 Fit Gap	
Mark Fixed	
🗌 Fill Area Draw View Area	
llx	
urx	
OK Apply Mode Cancel	<u>H</u> elp

Filler cells will fill remaining holes in the rows and ensure the continuity of power/ground rails and N+/P+ wells in the rows. To fill the holes with filler cells, select:

#### $\textbf{Place} \Rightarrow \textbf{Physical Cell} \Rightarrow \textbf{Add Filler...}$

Select the cells FILLER64E, FILLER32E, FILLER16E, FILLER8E, FILLER4E, FILLER3, FILLER2 and FILLER1 Click OK

Another way to add the filler cells is by executing the tcl script "fillcore.tcl":

source PAR/BIN/fillcore.tcl

# 4.9 Design routing

This step generates all the wires required to connect the cells according to the imported gate-level netlist.

Routing Phase		
🗹 Global Route		
⊻ Detail Route 🛛 Start It	ration 0 End Iteration default	
Post Route Optimization	🗌 Optimize Via 🛄 Optimize Wire	
Concurrent Routing Fea	tures	
🗹 Fix Antenna	☑ Insert Diodes Diode Cell Name ANT	
✓ Timing Driven	Congestion Timing Effort 8 S.M.A.R.T.	
SI Driven		
Post Route SI	SI Victim File 🖻	
📃 Litho Driven	_	
Post Route Litho Repaired		
Routing Control		
Selected Nets Only	Bottom Layer default Top Layer default	
ECO Route		
🔄 Area Route	Area Select Area and Route	
Job Control		
⊻ Auto Stop		
Number	í Local CPU(s): 1	
Number of CPU(s) per Re	note Machine: 1	
Number of Rem	te Machine(s): 0	
Set Multiple CPU		

To route the design, select: **Route**  $\Rightarrow$  **Nanoroute... Check the Timing Driven box Click OK** You now get the routed design:



It is recommended to save the new stage of the design. Select:

 $\label{eq:File} \begin{array}{l} File \Rightarrow Save \ Design...\\ Check \ Data \ Type: \ Innovus\\ Enter \ the \ file \ path: \ PAR/DB/filter\_soc-routed \end{array}$ 

# 4.10 Post-routing timing optimization and analysis

🗙 Optimization 🎱					×
– Design Stage –––––					_
💊 Pre-CTS	💠 Post-CTS		Post-Route		
Optimization Type					
📕 Setup		Hold			
💠 Incremental					
🔶 Design Rules Violation	s				
📕 Мах Сар					
📕 Max Tran					
🔲 Max Fanout					
Include SI SI Options	5				
<u>O</u> K <u>Apply</u>	Mode	<u>D</u> efault	<u>C</u> lose	<u>H</u> elp	

A final timing optimization may be done on the routed design. Select:

```
ECO \Rightarrow Optimize Design...
Select postRoute
Click OK
```

The results of the optimization are displayed in the Innovus console.

# 4.11 Design checks

The Verify menu has a number of items to check that the design has been properly placed and routed. For instance to check the geometry select:

<u>B</u> asic Adva <u>n</u> ced	
Verification Area	
Entire area	
O Specify	Q
Y1: 0 Y1:	0
x2: 0 V2:	
Laver Range: Bott	om Laver: ME1(1) Top Laver: ME8(8) N
E Layer hange. Dott	on cayer. (MEI(I)) Top cayer. (MED(D))
Check	
🗹 Minimum Width	✓ Minimum Spacing
⊻ Minimum Area	✓ Same Net Spacing
🗹 Short	Geometry Antenna
🗹 Cell Overlap	Off Routing Grid
⊻ Insufficient Metal Overlap	🗹 Off Manufacturing Grid
🗹 MinHole	🗹 Implant Check
🗹 Minimum Cut	✓ MinStep
⊻ Via Enclosure	Merged MGrid Check
Allow	
🗹 Pin In Blockage	
Same Cell Violations	
Different Cell Violation	ns
Overlap of Pad Filler C	ells
Overlap of Routing Blo	ockages And Pins
Overlap of Routing Blo	ockage And Cell Blockage
OK Apply	<u>R</u> eset <u>C</u> ancel <u>H</u> elp

Select:

Verify ⇒ Verify Geometry... In TAB Advanced Enter at Verify Geometry Report: PAR/RPT/filter\_soc-geom.rpt Click OK

The console displays the results. Other verification items are selected alike.

# 4.12 Report generation

A number of reports have been already generated in the previous steps. They are located in the PAR/RPT directory. The Tools menu includes some additional reports:

🖲 StdO	ells and Blocks
🔘 StdC	ellsOnly
To File	/filter_soc-gate_count.rpt 🖻
🖲 Des	ign
🔘 Insta	ance
<u>o</u> k	<u>Cancel</u> <u>H</u> elp

**File**  $\Rightarrow$  **Report**  $\Rightarrow$  **Gate Count...** gives the following output in the console:

Gate area 1.0800 um^2 Level 0 Module filter_soc	G	ates=	11097 Cells=	539 Area=	11985.6 um^2	
	Report Form	at				
	🔾 Text Only	File: s	ummaryReport.rpt	6		
	🔾 HTML Onl	y				
	🖲 HTML and	Text				
	Output Directo	ory: PAF	/RPT	6		
	🔲 Display H1	<b>I</b> ML				
	<u>о</u> к	<u>A</u> pply	<u>C</u> ancel	<u>H</u> elp		

Finally,	File $\Rightarrow$	<b>Report</b> $\Rightarrow$	Summary	displays the	he following	window:

###	*####################	*****
#	Generated by:	Cadence Encounter 14.13-s036_1
#	<i>OS</i> :	Linux x86_64(Host ID salsa)
#	Generated on:	Wed May 17 14:00:43 2017
#	Design:	filter_soc
#	Command:	summaryReport -noHtml -outfile summaryReport.rpt
###	*####################	*****
===		
Ger	neral Design Informa	ation
===		
Des	sign Status: Routed	

Macro Cells in Netlist					
Macro Name	Instance Co	ount A	rea (um^2)	Area	Percentage in Core
SPKA65_512X16BM1A		1	5288	.000	1.027%
SYKA65_128X16X1CM2		1	4722	.633	0.918%
td Cells: 24052					
Standard Cells in Net	list				
Cell Type	Instance Co	ount A	rea (um^2)		
XNR3M1R		2	12.	2400	
XNR2M1RA		1	3.	6000	
OAI22M1R		9	22.	6800	
OAI21M2R		1	2.	1600	
OAIZIMIR		1/	36.	/200	
OAIZIIMZR		2	5.	0400	
UAIZIIMIR ON21M1DN		2	2.	5200	
UAZIMIRA ND 2M1 D		S C	1.2	0600	
NRJMIR ND2D1M1D		2	12.	9000	
ND 2M1 D		30	J. 13	2000	
ND 3M8RA		1		1200	
ND 3M1 R		3	 6	4800	
ND2M4B		1	2	5200	
ND2M1R		39	56	1600	
ND2B1M1R		2	4 .	3200	
MXB2M1RA		15	43.	2000	
MUX2M1RA		1	3.	6000	
MAOI22M1RA		13	37.	4400	
MAOI222M1RA		1	2.	8800	
INVM2R		1	1.	0800	
INVM1R		65	70.	2000	
DFRM1RA		1	8.	6400	
DFQRM1RA		63	498.	9600	
CKXOR2M1RA		7	25.	2000	
CKMUX2M2R		16	57.	6000	
CKINVM2R		1	1.	0800	
AOI22M1R		55	138.	6000	
AOI221M1R		48	155.	5200	
AOI21M1R		16	34.	5600	
AOI21B20M1R		3	7.	5600	
AO21M1RA		3	7.	5600	
ANJMIR		1	2.	5200	
ANZMIR		70	4.	3200	
ADFMIRA		10	529.	2000	
NR 3M2W ND 2M4W		1	2.	1000	
NR2H4W NR2M2W		3	2.	3200	
ND2B1M2W		1	4.	1600	
N L Z M Z M N N Z M Z M		1	2.	1600	
ND 3 M / W		1	2.	5200	
FTI.8W		2.2.4	645	1200	
FTL64W	21	066	485360	6400	
FTI.4W	21	400	576	0000	
FIL32W		210	2.419	2000	
FIL2W		650	468	0000	
FTI.1W		677	2.4.3	7200	
FIL16W		257	1480.	3200	
CKINVM8W		1	2.000	5200	
CKINVM48W		2	20	8800	
CKINVM40W		1		0000	
CKINVM20W		3	15.	1200	
CKBUFM6W		2	5.	0400	
CKBUFM48W		4	54.	7200	
CKBUFM40W		3	34.	5600	
BUFM8W		4	12.	9600	
BUFM6W		4	10.	0800	
BUFM48WA		12	181.	4400	
BUFM40WA		3	37.	8000	
BUFM2W		10	14.	4000	
BUFM26WA		1	8.	6400	
BUFM18W		1	6.	1200	
BUFM10W		7	27.	7200	

```
# Pads: 756
   IO Cells in Netlist
                I/O Name Instance Count
                  IVSSIO
                    IVSS
                                          1
                   IVDDIO
                                          8
                    IVDD
                    IUMB
                                         18
                    IUMA
                                        20
                IFILLER5
                                        57
301
               TFTLLER10
                IFILLER1
                                        112
                IFILLER0
                                        226
                 ICORNER
                                          4
```

## 4.13 Post-route timing data extraction

This step generates the post-route SDF file that includes both the actual interconnect and cell timing delays.

Save RC	
Save Cap to PAR/TIM/filter_soc.cap	Þ
Save Setload to filter_soc.setload	$\triangleright$
Save Set Resistance to filter_soc.setres	
Save SPF to filter_soc.spf	$\triangleright$
Save SPEF to PAR/TIM/filter_soc.spef	Þ
RC Corner to Output	·
OK <u>Apply</u> <u>Cancel H</u> elp	

The parasitics must be first extracted. Therefore set the extraction mode:

Select **Options**  $\Rightarrow$  **Set Mode**  $\Rightarrow$  **Specify RC Extraction Mode...** in the main menu.

Check PostRoute, EffortLevel: Low, Extraction Type: Coupled RC

And extract the netlist:

Select  $\textbf{Timing} \Rightarrow \textbf{Extract RC...}$  in the main menu.

The generated Cap file includes the wired capacitance, pin capacitance, total capacitance, net length, wire cap per unit length and the fanout of each net in the design. The generated SPEF (Standard Parasitics Exchange Format) file includes RC values in a SPICE-like format.

The SDF file may be then generated by selecting

**Timing**  $\Rightarrow$  **Write SDF...** in the main menu. The checked Ideal Clock switch means that flip-flops are considered as having 0ps rising and falling transition times.

PreRoute	
e PostRoute	
Effort Level: 🖲 Low 🔾 Medium 🔾 High 🤇	Signoff
Extraction Type	
Coupled RC  Decoupled RC (no noise)	se, for STA)
Coupling Threshold Settings	
Relative C Threshold(0-0.2): 0.03	
Total C Threshold: 5	ſF
Coupling C Threshold: 3	ſF
Coupling Filter Method	
<ul> <li>Relative Only</li> </ul>	
Relative and Coupling C	
Relative or Coupling C	
<u>OK</u> <u>A</u> pply <u>C</u> ancel	<u>H</u> elp
C Delay Calculation Option	
🗹 Ideal Clock	
SDF Output File: PAR/TIM/filter_soc	.sdf 🖻
OK <u>A</u> pply <u>C</u> ancel	<u>H</u> elp

# 4.14 Post-route netlist generation

This steps generates a Verilog netlist of the routed design. The netlist may be different from the imported netlist as cells may have been added or replaced during clock tree synthesis and timing-driven optimizations.

🗹 Include Intermediate Cell Definition
🔲 Include Leaf Cell Definition
Netlist File: 'GATE/filter_soc-routed.v 🖻
OK <u>C</u> ancel <u>H</u> elp

Select File  $\Rightarrow$  Save  $\Rightarrow$  Netlist... in the main menu. Do not select Include Leaf Cell Definition as they are provided in a separate library.

The generated file should go into the HDL/GATE directory.

#### CHAPTER 4. STANDARD CELL PLACEMENT AND ROUTING

Output Forma	at 💿 GDSII/Strea	um 🔾 OASIS	
Output File PAR/DEX/filter_soc.gds			
Map File	PAR/DEX/gds2.map		6
Library Name DesignLib			
Structure Name filter_soc			
Attach Instance Name to Attribute Number			
Attach Net Name to Attribute Number			
📃 Merge File	s	📄 🗹 Uniquify	y Cell Names
⊻ Stripes 🛛	1		
🔲 Write Die Area as Boundary			
Write abstract information for LEF Macros			
Units 1000 🕨			
Mode ALL >			
<u>0</u> K	<u>A</u> pply	<u>C</u> ancel	<u>H</u> elp

## 4.15 GDS2 file generation

The placed and routed design can be exported in different formats for further processing outside the Innovus tool. The GDS2 binary format is a standard format for integrating the block in the top-level layout, doing DRC/LVS checkings, or delivering the layout to the foundry. To export the design in the GDS2 format, select **File**  $\Rightarrow$  **Save**  $\Rightarrow$  **GDS/OASIS...** in the main menu. The GDS map file has been copied by the tech\_setup script into the PAR/DEX directory. The generated GDS2 file is written in the same directory. The alternative to produce the above mentioned output file is to source the following script:

source PAR/BIN/results.tcl

## 4.16 Using scripts

As for the synthesis step, it is much more convenient to capture the placement and routing flow in a script. Cadence Innovus also support sthe Tcl language for building scripts.

An example of such a script for placement and routing of the Fir-Filter design has been installed in the PAR/BIN directory (see "1.3 VHDL example: FIR-Filter"). The script must be run from the project top directory and it assumes a directory organization as described in "1.2 Design project organisation". To run the Tcl script, execute the following command in a Unix shell:

```
innovus -win -files PAR/BIN/par.tcl
```

The script partcl given below calls TCL subscripts, one for each design step. During an interactive session of Innovus you can source the scripts the proper sequence at the innovus command prompt. This allows for checking the result after each Place&Route step. By modifying parameters in a particular design step script you can define design information and to control the flow to some extent.

Note that a configuration file must exist before running the script. The configuration file name is in the PAR/CONF directory and its name is defined in the script.

# **Appendix A**

# **VHDL** Netlists

## A.1 File: filter.vhd

```
Listing A.1: RTL synthesisable model of a 128 tap FIR-Filter.
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity filter is
 generic (
     CWIDTH : integer := 16;
     CAW : integer := 7;
     DWIDTH : integer := 32;
     DAW : integer := 7
 );
 port (
     ClkxCI : in std_logic;
     ResetxRBI : in std_logic;
     DataInxDI : in std_logic_vector(DWIDTH-1 downto 0);
     DataInReqxSI : in std_logic;
     DataInAckxS0 : out std_logic;
     DataOutxDO : out std_logic_vector(DWIDTH-1 downto 0);
     DataOutReqxS0 : out std_logic;
     DataOutAckxSI : in std_logic;
     LutAddrxDO : out std_logic_vector(CAW-1 downto 0);
     LutReadxDI : in std_logic_vector(CWIDTH-1 downto 0);
     RamWriteEnxSO : out std_logic;
     RamAddrxD0 : out std_logic_vector(DAW-1 downto 0);
     RamReadxDI : in std_logic_vector(DWIDTH-1 downto 0);
     RamWritexDO : out std_logic_vector(DWIDTH-1 downto 0)
 );
end filter;
architecture rtl of filter is
  -- component declarations
 _____
  -- State
 type state_type is (idle, new_data, run, data_out);
 signal StatexDP, StatexDN : state_type;
  -- Registers
 signal RamWriteEnxS : std_logic;
```

#### APPENDIX A. VHDL NETLISTS

```
signal InRegEnxS : std_logic;
 signal InRegxDN : std_logic_vector(DWIDTH-1 downto 0);
  -- Counters
 signal OffsetDecxS : std_logic;
 signal OffsetxDP, OffsetxDN : unsigned(DAW-1 downto 0);
 signal CounterIncxS : std_logic;
 signal CounterxDP, CounterxDN : unsigned(CAW-1 downto 0);
  -- Counters
 signal RamAddrxD : std_logic_vector(DAW-1 downto 0);
 signal LutAddrxD : std_logic_vector(CAW-1 downto 0);
  -- ALU signals
 signal SumxD : signed((DWIDTH+CWIDTH)-1 downto 0);
 signal SumStdxD : std_logic_vector((DWIDTH+CWIDTH)-1 downto 0);
 signal RamReadxD : std_logic_vector(DWIDTH-1 downto 0);
 signal RamSignedxD : signed(DWIDTH-1 downto 0);
 signal LutReadxD : std_logic_vector(CWIDTH-1 downto 0);
 signal LutSignedxD : signed(CWIDTH-1 downto 0);
 signal MultxD : signed((DWIDTH+CWIDTH)-1 downto 0);
  -- Registers
 signal AccuClrxS : std_logic;
 signal AccuxDP, AccuxDN : signed((DWIDTH+CWIDTH)-1 downto 0);
  -- Registers
 signal OutRegEnxS : std_logic;
 signal OutRegxDP, OutRegxDN : std_logic_vector(DWIDTH-1 downto 0);
begin
 --RamWriteEnxSO <= RamWriteEnxS;
              _____
-- Input register
                        _____
_____
 InRegxDN <= DataInxDI;</pre>
 p_inreg: process (ClkxCI, ResetxRBI)
 begin
   if ResetxRBI='0' then
     RamWritexDO <= (others => '0');
   elsif ClkxCI'event and ClkxCI='1' then
     if InRegEnxS = '1' then
       RamWritexDO<= InRegxDN;
     end if;
   end if;
 end process p_inreg;
_____
-- Counters
        _____
 p_data: process (OffsetxDP, OffsetDecxS)
 begin
   OffsetxDN <= OffsetxDP;</pre>
   if OffsetDecxS = '1' then
    OffsetxDN <= OffsetxDP - "0000001";
   end if;
 end process p_data;
 p_coef: process (CounterxDP, CounterIncxS)
 begin
   CounterxDN <= CounterxDP;
   if CounterIncxS = '1' then
```

```
CounterxDN <= CounterxDP + "0000001";
   end if:
 end process p_coef;
_____
-- Counters
____
   _____
-- two similar registers combined in one process
 p_adrclk: process (ClkxCI, ResetxRBI)
 begin
  if ResetxRBI='0' then
    CounterxDP <= (others => '0');
     OffsetxDP <= (others => '0');
   elsif ClkxCI'event and ClkxCI='1' then
     CounterxDP <= CounterxDN;
     OffsetxDP <= OffsetxDN;
   end if;
 end process p_adrclk;
-- add and convert the address
 RamAddrxDO <= std_logic_vector(OffsetxDP + CounterxDP);</pre>
 LutAddrxDO <= std_logic_vector(CounterxDP);</pre>
_____
-- ALU
_____
 -- type conversion
 RamSignedxD <= signed(RamReadxDI);</pre>
 LutSignedxD <= signed(LutReadxDI);</pre>
 -- signed operations
 MultxD <= RamSignedxD * LutSignedxD;</pre>
 SumxD <= MultxD + AccuxDP;</pre>
 --type conversion
 SumStdxD <= std_logic_vector(SumxD);</pre>
 -- simple truncate
 --OutRegxDN<= SumStdxD((DWIDTH+CWIDTH)-1 downto CWIDTH);
 OutRegxDN <= SumStdxD(DWIDTH-1 downto 0);</pre>
-- ALU
 -- Accumulator next state
 AccuxDN <= SumxD when AccuClrxS = '0' else (others => '0');
 p_accu: process (ClkxCI, ResetxRBI)
 begin
  if ResetxRBI='0' then
    AccuxDP <= (others => '0');
   elsif ClkxCI'event and ClkxCI = '1' then
    AccuxDP <= AccuxDN;
   end if;
 end process p_accu;
 _____
-- Output register
_____
 p_outreg: process (ClkxCI, ResetxRBI)
 begin
   if ResetxRBI= '0' then
    OutRegxDP <= (others => '0');
   elsif ClkxCI'event and ClkxCI='1' then
    if OutRegEnxS = '1' then
```

```
OutRegxDP <= OutRegxDN;
     end if;
   end if;
 end process p_outreg;
 DataOutxDO <= OutRegxDP;</pre>
_____
-- Control FSM
                    _____
_____
 p_fsm : process(StatexDP, DataInReqxSI,
   DataOutAckxSI, CounterxDP)
 begin
   --defaults
   InRegEnxS <= '0';</pre>
   OutRegEnxS <= '0';
   AccuClrxS <= '0';
   OffsetDecxS <= '0';
   CounterIncxS <= '0';
   RamWriteEnxSO <= '0';
   DataInAckxSO <= '0';</pre>
   DataOutReqxSO <= '0';</pre>
   StatexDN <= StatexDP;</pre>
   --case statements
   case StatexDP is
     when idle =>
       if DataInReqxSI = '1' then
         InRegEnxS <= '1';
         StatexDN <= new_data;</pre>
       end if;
     when new_data =>
       AccuClrxS <= '1';
       RamWriteEnxSO <='1';
       DataInAckxSO <= '1';
       StatexDN <= run;</pre>
     when run =>
       CounterIncxS <= '1';
       if CounterxDP = "11111111" then
         OutRegEnxS <= '1';
         OffsetDecxS <= '1';
         StatexDN <= data_out;</pre>
       end if;
     when data_out =>
       DataOutReqxSO <= '1';</pre>
       if DataOutAckxSI = '1' then
        StatexDN <= idle;</pre>
       end if;
     when others => null;
   end case;
 end process p_fsm;
 p_clk : process (ClkxCI, ResetxRBI)
 begin
   if ResetxRBI='0' then
     StatexDP <= idle;</pre>
   elsif ClkxCI'event and ClkxCI='1' then
    StatexDP <= StatexDN;</pre>
   end if;
 end process p_clk;
```

```
end rtl;
```

## A.2 File: filter\_top.vhd

```
Listing A.2: RTL top model of filter and coefficient ROM.
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity filter_top is
generic (
                       CWIDTH : integer := 16;
                       CAW : integer := 7;
                       DWIDTH : integer := 16;
                       DAW : integer := 7
       );
 port (
    ClkxCI : in std_logic;
   ResetxRBI : in std_logic;
   DataInxDI : in std_logic_vector(DWIDTH-1 downto 0);
    DataInReqxSI : in std_logic;
    DataInAckxS0 : out std_logic;
    DataOutxDO : out std_logic_vector(DWIDTH-1 downto 0);
    DataOutReqxSO : out std_logic;
    DataOutAckxSI : in std_logic
 );
end filter_top;
architecture rtl of filter_top is
  -- component declarations
                          _____
  component coeff
    generic (
     CWIDTH : integer;
     CAW : integer);
   port (
     ClkxCI : in std_logic;
      AddrxDI : in std_logic_vector(CAW-1 downto 0);
      DataxD0 : out std_logic_vector(CWIDTH-1 downto 0));
  end component;
  component dataRAM
    generic (
     DWIDTH : integer;
      DAW : integer);
    port (
         CS
                : IN
                        std_logic;
      AddrxDI : in std_logic_vector(DAW-1 downto 0);
      WExSI : in std_logic;
      WClkxCI : in std_logic;
      DinxDI : in std_logic_vector(DWIDTH-1 downto 0);
      DoutxDO : out std_logic_vector(DWIDTH-1 downto 0));
  end component;
  component filter
   generic (
     DWIDTH : integer;
      DAW : integer);
    port (
      ClkxCI : in std_logic;
      ResetxRBI : in std_logic;
      DataInxDI : in std_logic_vector(DWIDTH-1 downto 0);
```

```
DataInReqxSI : in std_logic;
DataInAckxSO : out std_logic;
DataOutxDO : out std_logic;
DataOutReqxSO : out std_logic;
DataOutAckxSI : in std_logic;
LutAddrxDO : out std_logic_vector(CAW-1 downto 0);
LutReadxDI : in std_logic_vector(CWIDTH-1 downto 0);
RamWriteEnxSO : out std_logic;
RamAddrxDO : out std_logic;
RamAddrxDO : out std_logic_vector(DAW-1 downto 0);
RamReadxDI : in std_logic_vector(DWIDTH-1 downto 0);
RamWriteXDO : out std_logic_vector(DWIDTH-1 downto 0);
RamWriteXDO : out std_logic_vector(DWIDTH-1 downto 0);
RamWriteXDO : out std_logic_vector(DWIDTH-1 downto 0));
```

```
signal ClkxCBI : std_logic;
signal RamWriteEnxS : std_logic;
signal RamAddrxD : std_logic_vector(DAW-1 downto 0);
signal RamReadxD : std_logic_vector(DWIDTH-1 downto 0);
signal RamWritexD : std_logic_vector(DWIDTH-1 downto 0);
signal LutAddrxD : std_logic_vector(CAW-1 downto 0);
signal LutReadxD : std_logic_vector(CWIDTH-1 downto 0);
```

begin

```
_____
-- Component Instantiations
_____
  ClkxCBI <= not ClkxCI;
 i_coeff: coeff
   generic map (
     CWIDTH => CWIDTH,
     CAW => CAW)
   port map (
     ClkxCI => ClkxCI,
     AddrxDI => LutAddrxD,
     DataxDO => LutReadxD);
 i_dataRAM: dataRAM
   generic map (
     DWIDTH => DWIDTH,
     DAW => DAW)
   port map (
     CS => ResetxRBI,
     AddrxDI => RamAddrxD,
     WExSI => RamWriteEnxS,
     WClkxCI => ClkxCI,
     DinxDI => RamWritexD,
     DoutxDO => RamReadxD);
 i_filter: filter
   generic map (
     DWIDTH => DWIDTH,
     DAW => DAW)
   port map (
     ClkxCI => ClkxCI,
     ResetxRBI => ResetxRBI,
     DataInxDI => DataInxDI,
     DataInReqxSI => DataInReqxSI,
     DataInAckxSO => DataInAckxSO,
     DataOutxDO => DataOutxDO,
     DataOutReqxSO => DataOutReqxSO,
     DataOutAckxSI => DataOutAckxSI,
     LutAddrxDO => LutAddrxD,
```

```
LutReadxDI => LutReadxD,
RamWriteEnxS0 => RamWriteEnxS,
RamAddrxD0 => RamAddrxD,
RamReadxDI => RamReadxD,
RamWritexD0 => RamWritexD);
```

end rtl;

## A.3 File: filter\_soc.vhd

#### Listing A.3: RTL soc model.

```
library ieee;
use ieee.std_logic_1164.all;
--use ieee.numeric_std.all;
--library techmap;
--use techmap.gencomp.all;
entity filter_soc is
 generic (
     CWIDTH : integer := 16;
     CAW : integer := 7;
     DWIDTH : integer := 16;
     DAW : integer := 7
 );
 port (
               ClkxCI : in std_logic;
               ResetxRBI : in std_logic;
               DataInxDI : in std_logic_vector(DWIDTH-1 downto 0);
               DataInReqxSI : in std_logic;
               DataInAckxS0 : out std_logic;
               DataOutxDO : out std_logic_vector(DWIDTH-1 downto 0);
               DataOutReqxS0 : out std_logic;
               DataOutAckxSI : in std_logic
 );
end filter_soc;
architecture rtl of filter_soc is
                                  _____
  -- component declarations
  _____
 component filter_top is
 generic (
     CWIDTH : integer := 16;
     CAW : integer := 7;
     DWIDTH : integer := 16;
     DAW : integer := 7
 );
 port (
   ClkxCI : in std_logic;
   ResetxRBI : in std_logic;
   DataInxDI : in std_logic_vector(DWIDTH-1 downto 0);
   DataInReqxSI : in std_logic;
   DataInAckxS0 : out std_logic;
   DataOutxDO : out std_logic_vector(DWIDTH-1 downto 0);
   DataOutReqxSO : out std_logic;
   DataOutAckxSI : in std_logic
 );
```

```
end component;
                         _____
  _____
component IUMA is
 port (
       OE : in STD_ULOGIC := 'U';
       IDDQ : in STD_ULOGIC := 'U';
       DO : in STD_ULOGIC := 'U';
       PIN1 : in STD_ULOGIC := 'U';
       PIN2 : in STD_ULOGIC := 'U';
  SMT : in STD_ULOGIC := 'U';
       SR : in STD_ULOGIC := 'U';
        PD : in STD_ULOGIC := 'U';
 PU : in STD_ULOGIC := 'U';
DI : out STD_ULOGIC;
  PAD : inout STD_ULOGIC;
  VDD : inout STD_ULOGIC;
  VDDIO : inout STD_ULOGIC;
  VSS : inout STD_ULOGIC;
       VSSIO : inout STD_ULOGIC);
end component IUMA;
component IUMB is
 port (
           : in STD_ULOGIC := 'U';
       ΟE
       IDDQ : in STD_ULOGIC := 'U';
        DO : in STD_ULOGIC := 'U';
       PIN1 : in STD_ULOGIC := 'U';
PIN2 : in STD_ULOGIC := 'U';
  SMT : in STD_ULOGIC := 'U';
       SR : in STD_ULOGIC := 'U';
PD : in STD_ULOGIC := 'U';
       PU : in STD_ULOGIC := 'U';
  DI : out STD_ULOGIC;
  PAD : inout STD_ULOGIC;
  VDD : inout STD_ULOGIC;
  VDDIO : inout STD_ULOGIC;
  VSS : inout STD_ULOGIC;
       VSSIO : inout STD_ULOGIC);
end component IUMB;
component IVDD is
 port (
         VDD : inout STD_ULOGIC;
         VSS : inout STD_ULOGIC );
end component IVDD;
component IVDDIO is
 port (
         VDD : inout STD_ULOGIC;
         VDDIO : inout STD_ULOGIC;
         VSSIO : inout STD_ULOGIC );
end component IVDDIO;
component IVSS is
 port (
         VDDIO : inout STD_ULOGIC;
         VSS : inout STD_ULOGIC;
         VSSIO : inout STD_ULOGIC );
end component IVSS;
component IVSSIO is
 port (
          VDD : inout STD_ULOGIC;
         VSSIO : inout STD_ULOGIC );
```

#### end component IVSSIO;

```
_____
  -- signal declarations
                         _____
  _____
  signal ClkxCI_s : std_logic;
  signal ResetxRBI_s : std_logic;
  signal DataInxDI_s : std_logic_vector(DWIDTH-1 downto 0);
 signal DataInReqxSI_s : std_logic;
signal DataInAckxSO_s : std_logic;
  signal DataOutxDO_s : std_logic_vector(DWIDTH-1 downto 0);
 signal DataOutReqxSO_s : std_logic;
signal DataOutAckxSI_s : std_logic;
  signal ClkxCI_p : std_logic;
 signal ResetxRBI_p : std_logic;
signal DataInxDI_p : std_logic_vector(DWIDTH-1 downto 0);
 signal DataInReqxSI_p : std_logic;
 signal DataInAckxS0_p : std_logic;
signal DataOutxD0_p : std_logic_vector(DWIDTH-1 downto 0);
  signal DataOutReqxS0_p : std_logic;
  signal DataOutAckxSI_p : std_logic;
 signal VCCIO : std_ulogic_vector(7 downto 0);
signal GNDIO : std_ulogic_vector(7 downto 0);
  signal VCCCO : std_ulogic;
  signal GNDCO : std_ulogic;
  --signal VDD : STD_ULOGIC;
  --signal VDDIO : STD_ULOGIC;
  --signal VSS : STD_ULOGIC;
        --signal VSSIO : STD_ULOGIC;
  --constant padtech : integer := umc65;
  --constant padlevel : integer := 0;
FUNCTION to_stdulogic(input: INTEGER)
  RETURN std_ulogic IS
   VARIABLE result: std_ulogic;
  BEGIN
   IF
     input = 1
    THEN
      result := '1';
    ELSE
      result := '0';
    END IF;
   RETURN result;
  END; -- FUNCTION to_stdulogic
begin
                                 _____
  -- Pad Instantiations
              _____
  ___
  -- Power Pads
  io_VCCIO :
      for j in 8-1 downto 0 generate
          io_VCCIO_x : IVDDIO port map (VDDIO => open, VDD => open, VSSIO => open) ;
      end generate;
  io_GNDIO :
      for j in 8-1 downto 0 generate
         io_GNDIO_x : IVSSIO port map (VSSIO => open, VDD => open) ;
      end generate;
```

#### APPENDIX A. VHDL NETLISTS

```
io_VCCCO :
 IVDD port map (VDD => open, VSS => open) ;
io GNDCO :
 IVSS port map (VSS => open, VDDIO => open, VSSIO => open) ;
-- Signal Pads
i_ClkxCI :
 IUMA port map (do => '0', oe => '0', pad => ClkxCI_p, di => ClkxCI_s, pin1=>'0',
     pin2 => '0', sr => to_stdulogic(0),
                         PU => '0', PD => '0', SMT => '0', IDDQ => '0', VDD =>
                            open, VDDIO => open, VSS => open, VSSIO => open);
i_ResetxRBI :
 IUMA port map (do => '0', oe => '0', pad => ResetxRBI_p, di => ResetxRBI_s, pin1
     open, VDDIO => open, VSS => open, VSSIO => open);
i_DataInReqxSI :
  IUMA port map (do => '0', oe => '0', pad => DataInReqxSI_p, di => DataInReqxSI_s,
     pin1=>'0' , pin2 => '0', sr => to_stdulogic(0),
                        PU => '0', PD => '0', SMT => '0', IDDQ => '0', VDD =>
                            open, VDDIO => open, VSS => open, VSSIO => open);
i_DataOutAckxSI :
 pin1=>'0' , pin2 => '0', sr => to_stdulogic(0),
                        PU => '0', PD => '0', SMT => '0', IDDQ => '0', VDD =>
                            open, VDDIO => open, VSS => open, VSSIO => open);
i_DataInxDI :
   for j in DWIDTH-1 downto 0 generate
       i_DataInxDI_x : IUMA port map (do => '0', oe => '0', pad => DataInxDI_p(j), di
           open, VDDIO => open, VSS => open, VSSIO => open);
   end generate;
o_DataInAckxSO :
  IUMB port map (do => DataInAckxS0_s, oe => '1', pad => DataInAckxS0_p, di => open,
     pin1=>'0' , pin2 => '0', sr => to_stdulogic(0),
                        PU => '0', PD => '0', SMT => '0', IDDQ => '0', VDD =>
                            open, VDDIO => open, VSS => open, VSSIO => open);
o_DataOutReqxSO :
  IUMB port map (do => DataOutReqxSO_s, oe => '1', pad => DataOutReqxSO_p, di => open,
      pin1=>'0' , pin2 => '0', sr => to_stdulogic(0),
                        PU => '0', PD => '0', SMT => '0', IDDQ => '0', VDD =>
                            open, VDDIO => open, VSS => open, VSSIO => open);
o_DataOutxDO :
   for j in DWIDTH-1 downto 0 generate
       o_DataOutxDO_x : IUMB port map (do => DataOutxDO_s(j), oe => '1', pad =>
          DataOutxDO_p(j), di => open, pin1=>'0', pin2 => '0', sr => to_stdulogic
           (0),
                         PU => '0', PD => '0', SMT => '0', IDDQ => '0', VDD =>
                            open, VDDIO => open, VSS => open, VSSIO => open);
   end generate;
```

```
-- Component Instantiations
```

```
_____
       ____
i_filter_top: filter_top
 generic map (
    CWIDTH => CWIDTH,
    CAW => CAW,
   DWIDTH => DWIDTH,
   DAW => DAW)
 port map (
    ClkxCI => ClkxCI_s,
    ResetxRBI => ResetxRBI_s,
   DataInxDI => DataInxDI_s,
   DataInReqxSI => DataInReqxSI_s,
   DataInAckxSO => DataInAckxSO_s,
   DataOutxDO => DataOutxDO_s,
   DataOutReqxSO => DataOutReqxSO_s,
   DataOutAckxSI => DataOutAckxSI_s
 );
              ClkxCI_p <= ClkxCI ;
              ResetxRBI_p <= ResetxRBI ;</pre>
              DataInxDI_p <= DataInxDI ;
              DataInReqxSI_p <= DataInReqxSI ;</pre>
              DataOutAckxSI_p <= DataOutAckxSI ;</pre>
              DataInAckxSO <= DataInAckxSO_p ;</pre>
              DataOutxD0 <= DataOutxD0_p ;</pre>
              DataOutReqxSO <= DataOutReqxSO_p ;</pre>
--VDD <= '1';
--VDDIO : STD_ULOGIC;
--VSS <= '0';
     --VSSIO : STD_ULOGIC;
```

```
end rtl;
```

# A.4 File: filter\_soc\_tb.vhd

```
Listing A.4: RTL testbench of the soc model.
```

```
---

-- Title: Test Bench for Finite Impulse Response (FIR) Filter

--

-- Copyright (c) 1998,1999 by Mentor Graphics Corporation. All rights reserved.

--

-- This source file may be used and distributed without restriction provided

-- that this copyright statement is not removed from the file and that any

-- derivative work contains this copyright notice.

--
```

LIBRARY ieee; USE ieee.std\_logic\_1164.ALL; USE ieee.std\_logic\_arith.ALL; USE ieee.std\_logic\_signed.ALL; USE ieee.math\_real.ALL;

```
ENTITY filter_soc_tb IS
   GENERIC ( clock_delay : time := 16 ns;
      CWIDTH : integer := 16;
      CAW : integer := 7;
      DWIDTH : integer := 16;
     DAW : integer := 7
  );
END filter_soc_tb;
ARCHITECTURE behavioral OF filter_soc_tb IS
component filter_soc is
 generic (
      CWIDTH : integer := 16;
      CAW : integer := 7;
      DWIDTH : integer := 32;
      DAW : integer := 7
 );
 port (
   ClkxCI : in std_logic;
    ResetxRBI : in std_logic;
    DataInxDI : in std_logic_vector(DWIDTH-1 downto 0);
    DataInReqxSI : in std_logic;
    DataInAckxS0 : out std_logic;
    DataOutxDO : out std_logic_vector(DWIDTH-1 downto 0);
    DataOutReqxSO : out std_logic;
   DataOutAckxSI : in std_logic
 );
end component;
 SIGNAL ClkxCI : std_logic;
 SIGNAL ResetxRBI : std_logic;
 SIGNAL DataInxDI : std_logic_vector(DWIDTH-1 downto 0);
SIGNAL DataInReqxSI : std_logic;
 SIGNAL DataInAckxS0 : std_logic;
  SIGNAL DataOutxDO : std_logic_vector(DWIDTH-1 downto 0);
  SIGNAL DataOutReqxS0 : std_logic;
  SIGNAL DataOutAckxSI : std_logic;
BEGIN
    -- Instantiate device-under-test.
    dut: filter_soc
    generic map (
      CWIDTH => CWIDTH,
      CAW => CAW,
      DWIDTH => DWIDTH,
     DAW => DAW)
    port map (
      ClkxCI => ClkxCI,
      ResetxRBI => ResetxRBI,
      DataInxDI => DataInxDI,
      DataInReqxSI => DataInReqxSI,
      DataInAckxSO => DataInAckxSO,
      DataOutxDO => DataOutxDO,
      DataOutReqxSO => DataOutReqxSO,
      DataOutAckxSI => DataOutAckxSI
    );
    clock_generation:
        PROCESS
```

```
BEGIN
            -- Generate equal duty-cycle clock.
            ClkxCI <= '0';
            WAIT FOR ( clock_delay / 2 );
            ClkxCI <= '1';
            WAIT FOR ( clock_delay / 2 );
        END PROCESS clock_generation;
    generate_stimulus:
        PROCESS
        BEGIN
            -- Initialize input signals.
            DataInReqxSI <= '0';</pre>
            DataInxDI <= ( OTHERS => '0' );
            DataOutAckxSI <= '0';</pre>
            -- Reset the design and wait for 2 clock cycles.
            ResetxRBI <= '0';
            WAIT FOR clock_delay * 2;
            ResetxRBI <= '1';
            -- Wait for 2 more clock cycles before beginning test.
            WAIT FOR clock_delay * 2;
            DataInxDI <= ( 0 => '1', OTHERS => '0' );
            WAIT FOR clock_delay;
        For I in 127 downto 0 loop
            DataInReqxSI <= '1';</pre>
      WHILE DataInAckxSO= '0' LOOP
             WAIT FOR clock_delay;
      END LOOP;
            DataInReqxSI <= '0';</pre>
            DataInxDI <= ( OTHERS => '0' );
      WHILE DataOutReqxSO = '0' LOOP
             WAIT FOR clock_delay;
      END LOOP;
      DataOutAckxSI <= '1';</pre>
            WAIT FOR clock_delay;
      DataOutAckxSI <= '0';</pre>
    END LOOP;
        ___
        -- Wait forever.
        WAIT;
        END PROCESS generate_stimulus;
END behavioral;
```

# **Appendix B**

# **Tool Scripts**

## **B.1** Synopsys: Design Compiler

## B.1.1 setup.tcl

```
********
                                                            #
#
                       _____
                                                            #
  Copyright (c) 2018, TU DELFT
#
                                                            #
#
                                                            #
                    All rights reserved
#
                                                            #
# ------ #
# Author : Alexander de Graaf
# Description : Synthesis Library setup script for Design Compiler
                                                            #
#
                                                            #
# Created
         : 20180613 - AdG
                                                             #
# Modified
         :
                                         #
# ------ #
********
puts "UMC 65nm LL process"
set PROJECT_DIR [pwd]
set_svf -append ${PROJECT_DIR}/SYN/LOG/default.svf
set sh_command_log_file ${PROJECT_DIR}/SYN/LOG/command.log
set filename_log_file ${PROJECT_DIR}/SYN/LOG/filenames.log
set alib_library_analysis_path ${PROJECT_DIR}/LIB/SNPS
set corner wc
set UMC65_HOME /opt/eds/DesignKits/IMEC-UMC65
set MEMORY ${UMC65_HOME}/Memories
set UMC65LL_HOME ${UMC65_HOME}/_G-01-LOGIC_MIXED_MODE65N-LL_LOW_K_UMC-IP
set symbol_library ""
set target_library ""
lappend search_path "${UMC65_HOME}/Memories"
lappend search_path "${UMC65LL_HOME}/synopsys"
lappend search_path "${UMC65LL_HOME}/synopsys/ccs"
lappend symbol_library uk65lscllmvbbh.sdb
lappend symbol_library uk65lscllmvbbl.sdb
```

```
lappend symbol_library uk65lscllmvbbr.sdb
lappend symbol_library u065gioll25mvir.sdb
# -- sets for every case a list
set libraryset("wc") [list \
"${UMC65LL_HOME}/synopsys/uk65lscllmvbbr_108c125_wc.db" \
"${UMC65LL_HOME}/synopsys/u065gioll25mvir_25_wc.db"]
set libraryset("tc") [list \
"${UMC65LL_HOME}/synopsys/uk65lscllmvbbr_120c25_tc.db" \
"${UMC65LL_HOME}/synopsys/u065gioll25mvir_25_tc.db"]
set libraryset("bc") [list \
"${UMC65LL_HOME}/synopsys/uk65lscllmvbbr_132c0_bc.db" \
"${UMC65LL_HOME}/synopsys/u065gioll25mvir_25_bc.db"]
# -- driver library the same way
set driverlibrary("wc") ${UMC65LL_HOME}/synopsys/uk65lscllmvbbr_108c125_wc
set driverlibrary("tc") ${UMC65LL_HOME}/synopsys/uk65lscllmvbbr_120c25_tc
set driverlibrary("bc") ${UMC65LL_HOME}/synopsys/uk65lscllmvbbr_132c0_bc
# these are always typical case.. but it is ok..
set ramset [list \
"$MEMORY/SPKA65_512X16BM1A/SPKA65_512X16BM1A_BC.db" \
"$MEMORY/SPKA65_512X16BM1A/SPKA65_512X16BM1A_TC.db" \
"$MEMORY/SPKA65_512X16BM1A/SPKA65_512X16BM1A_WC.db" \
"$MEMORY/SYKA65_128X16X1CM2/SYKA65_128X16X1CM2_BC.db" \
"$MEMORY/SYKA65_128X16X1CM2/SYKA65_128X16X1CM2_TC.db" \
"$MEMORY/SYKA65_128X16X1CM2/SYKA65_128X16X1CM2_WC.db" \
set target_library $libraryset("$corner")
set synthetic_library [list dw_foundation.sldb]
set link_library "$target_library $ramset $synthetic_library"
# Other Options
set_host_options -max_cores 4
set hdlin_reporting_level comprehensive
#set hdlin_reporting_level verbose
set hdlin_keep_signal_name all
set hdlin_check_no_latch true
```

### B.1.2 load\_design.tcl

```
set OPERATING_COND uk65lscllmvbbr_108c125_wc
set_wire_load_model -name wl10
set IN 0
set OUT 0
set PAD_IN
            0.5
set PAD_OUT 1.5
set CLK_TREE 0
set LIB
            uk65lscllmvbbr_108c125_wc
set DRIV_CELL BUFTM8R
set DRIV_PIN Z
set LOAD_CELL INVM1R
set LOAD_PIN A
                                                     _____
#-----
# Flags that drive the script behavior (can be changed)
#
# DB_FORMAT (db | ddc)
# if db, use the old DB format to store design information
# if ddc, use the new XG format to store design information (recommended)
# SHARE_RESOURCES (0 | 1)
# if 1, force the tool to share resources as much as possible
# if 0, no resource sharing
# COMPILE_SIMPLE (0 | 1)
# if 1, only do a single compile with default arguments
# if 0, do a two-step compilation with ungrouping in between
# OPT (string)
# can be used to have different mapped file names
                                                    _____
set DB MODE ddc
set COMPILE_SIMPLE 1
set OPT "" ;# to denote the 10ns clock period case
#-----
# File names
                                    _____
#--
set SOURCE_FILE_NAME ${VHDL_ENTITY}
set ROOT_FILE_NAME ${VHDL_ENTITY}
set VHDL_SOURCE_FILE_NAME ${SOURCE_FILE_NAME}.vhd
set ELAB_FILE_NAME ${ROOT_FILE_NAME}_elab
set MAPPED_FILE_NAME ${ROOT_FILE_NAME}${OPT}_mapped
set DB_ELAB_FILE_NAME ${ELAB_FILE_NAME}.$DB_MODE
set DB_MAPPED_FILE_NAME ${MAPPED_FILE_NAME}.$DB_MODE
set VHDL_NETLIST_FILE_NAME ${MAPPED_FILE_NAME}.vhd
set VLOG_NETLIST_FILE_NAME ${MAPPED_FILE_NAME}.v
set SDF_FILE_NAME ${MAPPED_FILE_NAME}.sdf
set SDC_FILE_NAME ${MAPPED_FILE_NAME}.sdc
set RPT_AREA_FILE_NAME ${MAPPED_FILE_NAME}_area.rpt
set RPT_TIMING_FILE_NAME ${MAPPED_FILE_NAME}_timing.rpt
set RPT_RESOURCES_FILE_NAME ${MAPPED_FILE_NAME}_resources.rpt
set RPT_REFERENCES_FILE_NAME ${MAPPED_FILE_NAME}_references.rpt
set RPT_CELLS_FILE_NAME ${MAPPED_FILE_NAME}_cells.rpt
set RPT_POWER_FILE_NAME ${MAPPED_FILE_NAME}_power.rpt
set RPT_NET_FANOUT_FILE_NAME ${MAPPED_FILE_NAME}_net_fanout.rpt
#---
# Absolute paths
#--
set VHDL_SOURCE_DIR ${PROJECT_DIR}/HDL/RTL
set VHDL_SOURCE_FILE ${VHDL_SOURCE_DIR}/${VHDL_SOURCE_FILE_NAME}
set VHDL_NETLIST_FILE ${PROJECT_DIR}/HDL/GATE/${VHDL_NETLIST_FILE_NAME}
set VLOG_NETLIST_FILE ${PROJECT_DIR}/HDL/GATE/${VLOG_NETLIST_FILE_NAME}
set DB_ELAB_FILE ${PROJECT_DIR}/SYN/DB/${DB_ELAB_FILE_NAME}
```

#### APPENDIX B. TOOL SCRIPTS

```
set DB_MAPPED_FILE ${PROJECT_DIR}/SYN/DB/${DB_MAPPED_FILE_NAME}
set SDF_FILE ${PROJECT_DIR}/SYN/TIM/${SDF_FILE_NAME}
set SDC_FILE ${PROJECT_DIR}/SYN/SDC/${SDC_FILE_NAME}
set RPT AREA FILE ${PROJECT DIR}/SYN/RPT/${RPT AREA FILE NAME}
set RPT_TIMING_FILE ${PROJECT_DIR}/SYN/RPT/${RPT_TIMING_FILE_NAME}
set RPT_RESOURCES_FILE ${PROJECT_DIR}/SYN/RPT/${RPT_RESOURCES_FILE_NAME}
set RPT_REFERENCES_FILE ${PROJECT_DIR}/SYN/RPT/${RPT_REFERENCES_FILE_NAME}
set RPT_CELLS_FILE ${PROJECT_DIR}/SYN/RPT/${RPT_CELLS_FILE_NAME}
set RPT_POWER_FILE ${PROJECT_DIR}/SYN/RPT/${RPT_POWER_FILE_NAME}
set RPT_NET_FANOUT_FILE ${PROJECT_DIR}/SYN/RPT/${RPT_NET_FANOUT_FILE_NAME}
#-----
# Suppress Errors
#---
                 _____
set suppress_errors "VHDL-2285 OPT-150 TIM-111 TIM-112 HDL-193 ELAB-130 ELAB-924
   ELAB-311 ELAB-802 PWR-536 OPT-776 OPT-1056 UID-95 OPT-1022"
file mkdir LIB/SNPS
file mkdir LIB/SNPS/work
define_design_lib work -path LIB/SNPS/work
#---
# Analyze RTL source
#-----
analyze -format VHDL -library work {\
 HDL/RTL/coeffFAR.vhd \
 HDL/RTL/dataRamFAR.vhd \
 HDL/RTL/filter.vhd \
 HDL/RTL/filter_top.vhd \
 HDL/RTL/filter_soc.vhd \
#-----
# Elaborate design
#--
elaborate $VHDL_ENTITY
# -arch $VHDL_ARCH
#-----
                           _____
# Save elaborated design and constraints
#-----
                                                _____
write -hierarchy -format $DB_MODE -output $DB_ELAB_FILE
```

### **B.1.3** constraints.tcl

```
uniquify -dont_skip_empty_designs
remove_unconnected_ports -blast_buses [find -hierarchy cell {"*"}]
remove_unconnected_ports [find -hierarchy cell {"*"}]
#------
                       _____
                                       ____
                                           ____
# Define constraints
                            _____
#-----
 # create the main Clock
create_clock -name $CLK_NAME -period $CLK_PERIOD [get_ports $CLK_NAME]
set_clock_uncertainty $CLK_UNCERTAINTY [all_clocks]
set_dont_touch_network [all_clocks]
set_ideal_network [get_ports $CLK_NAME]
 \# clocked inputs have the input delay minus the {\color{black}} tree
set_input_delay [expr $IN + $CLK_TREE] -clock $CLK_NAME [all_inputs]
#set_input_delay $INPUT_DELAY -clock $CLK_NAME [list [all_inputs]]
#set all_inputs_worst_clk [remove_from_collection [remove_from_collection [all_inputs] [
   get_ports $CLK]] [get_ports $RST]]
#set_input_delay -clock $CLK -max [expr $DFF_CKQ*2] $all_inputs_worst_clk
```

#### APPENDIX B. TOOL SCRIPTS

```
#set_input_delay -clock $CLK -max [expr $CLK_PERIOD/2] -clock_fall [get_ports Port*]
  # These are the outputs that go to next stage
set_output_delay [expr $OUT + $PAD_OUT - $CLK_TREE] -clock $CLK_NAME [all_outputs]
#set_output_delay $OUTPUT_DELAY -clock $CLK_NAME [list [all_outputs]]
set_max_area 0
set_fix_hold $CLK_NAME
#set_fix_hold [all_clocks]
set_drive 0 $RST_NAME
set_drive 0 $CLK_NAME
set_dont_touch_network $RST_NAME
set_ideal_network [get_ports $RST_NAME]
set_fix_multiple_port_nets -all
set fsm_auto_inferring true
set_fsm_encoding_style binary
# -- pessimistic wire load model
#set_wire_load_mode top
  # if there is a script to add the wireload, do it here
 if {[file exists .scriptswireload.tcl]} {
   puts "**INFO*: wireload.tcl exists and will be executed"
    source .scripts/wireload.tcl
  }
  # All inputs are the pads
  ##set_driving_cell -no_design_rule -library ${LIB} -lib_cell ${DRIV_CELL} -pin ${
      DRIV_PIN} \
                     ##[remove_from_collection [all_inputs] $CLK_NAME]
set_drive 2.0 [remove_from_collection [all_inputs] $CLK_NAME]
  # all Outputs have the equivalent load of an output pad
  set_load [load_of ${LIB}/${LOAD_CELL}/${LOAD_PIN}] [all_outputs]
#set_load [expr [load_of $LIB/BUFX1/I] * 4] [all_outputs]
#set_load 1.5 [all_outputs]
# pf
 set_false_path -from [get_ports {ResetxRBI}]
```

#### **B.1.4** compile.tcl

```
#set TEST 1
#set TEST 0
#------
# Map design to gates
#-------
set bind_unused_hierarchical_pins false
# run compilation
if { $COMPILE_SIMPLE } {
compile_ultra
} else {
compile_ultra -map_effort medium -area_effort medium
ungroup -all -flatten
compile_ultra -incremental -map_effort high
}
report_qor
```

```
report_timing
report_area
#------
# Save mapped design
#------
write -hierarchy -format $DB_MODE -output $DB_MAPPED_FILE
```

## B.1.5 check\_save.tcl

```
#-----
# Generate reports
#-----
                            _____
report_gor -nosplit > $RPT_QOR_FILE
report_area -nosplit > $RPT_AREA_FILE
report_power -nosplit > $RPT_POWER_FILE
report_timing -path full \
-delay max \
-nworst 1 \setminus
-max_paths 1 \setminus
-significant_digits 2 \
-nosplit \setminus
-sort_by group \
> $RPT_TIMING_FILE
report_resources -nosplit -hierarchy > $RPT_RESOURCES_FILE
report_reference -nosplit > $RPT_REFERENCES_FILE
report_cell -nosplit > $RPT_CELLS_FILE
report_net_fanout -hi > $RPT_NET_FANOUT_FILE
 echo "IN2REG TIMING"
                                                                   > ${
     RPT_TIMING_FILE }1
 report_timing -from [all_inputs] -to [all_registers -data_pins]
                                                                   >> ${
    RPT_TIMING_FILE }1
 echo "REG2REG TIMING"
                                                                    >> ${
    RPT_TIMING_FILE }1
 report_timing -from [all_registers -clock_pins] -to [all_registers -data_pins] >> ${
    RPT_TIMING_FILE }1
 echo "REG2OUT TIMING"
                                                                   >> ${
    RPT_TIMING_FILE } 1
 report_timing -from [all_registers -clock_pins] -to [all_outputs]
                                                                   >> ${
    RPT_TIMING_FILE }1
 echo "IN2OUT TIMING"
                                                                    >> ${
    RPT_TIMING_FILE }1
 report_timing -from [all_inputs] -to [all_outputs]
                                                                   >> ${
     RPT_TIMING_FILE }1
#------
# Generate VHDL netlist
#_____
                    _____
#change_names -rule vhdl -hierarchy -verbose
remove_design -all -quiet
read_file -format $DB_MODE $DB_MAPPED_FILE
change_names -hierarchy -rules vhdl
write -format vhdl -hierarchy -output $VHDL_NETLIST_FILE
#_____
# Generate Verilog netlist
# The design is reloaded from scratch to avoid potential naming problems
# when using the netlist for placement and routing
#--
uniquify
```

#### APPENDIX B. TOOL SCRIPTS

```
remove_design -all -quiet
read_file -format $DB_MODE $DB_MAPPED_FILE
change_names -hierarchy -rules verilog
write -format verilog -hierarchy -output $VLOG_NETLIST_FILE
#-----
                           _____
# Generate SDF data
#---
   _____
                                      _____
write_sdf -version 3.0 $SDF_FILE
#-----
# Save system constraints
#-----
                              _____
write_sdc -nosplit $SDC_FILE
```

### B.1.6 syn.tcl

```
set TEST 1
#set TEST 0
source SYN/BIN/setup.tcl
# Load the design
source SYN/BIN/load_design.tcl
# Connectivity check
#check_design
# Load the timing constraints
source SYN/BIN/constraints.tcl
#check_timing
#report_timing
#scan setup
#source scripts/scan_setup.tcl
# run compilation
source SYN/BIN/compile.tcl
#if { $COMPILE_SIMPLE } {
#compile_ultra
#} else {
#compile_ultra -map_effort medium -area_effort medium
#ungroup -all -flatten
#compile_ultra -incremental -map_effort high
#}
#compile_ultra -gate_clock -scan -no_autoungroup
#scan stitch
#source scripts/scan_stitch.tcl
report_qor
#report_scan_chain
```

```
source SYN/BIN/check_save.tcl
```

# **B.2** Cadence: INNOVUS

## B.2.1 setup.tcl

```
set PROJECT_DIR [pwd]
set DESIGN filter_soc
set FP ASPECT RATIO 1
set FP_ROW_DENSITY 0.85 ;# percent
set FP_CORE2IO 224 ;# micron
set PL_EFFORT medium; # low | medium | high
set CTS_BUFFER CKBUFM1W
set CTS_INV CKINVM1W
set ADD_STRIPES 1
set PLACE_TIMING 1
set CLOCK TREE 1
set CTS_CREATE_SPEC 0
set ROUTE_TIMING 1
set OPT "
set CONF_FILE_NAME umc65.init.global.tcl
set IO_FILE_NAME ${DESIGN}.io
set DESIGN_NAME ${DESIGN}${OPT}
set SAVE_DESIGN_FP_NAME ${DESIGN_NAME}-fplan
set SAVE_DESIGN_PR_NAME ${DESIGN_NAME}-pplan
set SAVE_DESIGN_PL_NAME ${DESIGN_NAME}-placed
set SAVE_DESIGN_PF_NAME ${DESIGN_NAME}-placed_filled
set SAVE_DESIGN_CT_NAME ${DESIGN_NAME}-cts
set SAVE_DESIGN_RO_NAME ${DESIGN_NAME}-routed
set TIM_RCDB_NAME ${DESIGN_NAME}.rcdb
set SDF_FILE_NAME ${DESIGN_NAME}-routed.sdf
set SPEF_FILE_NAME ${DESIGN_NAME}-routed.spef
set RPT CHECK TA NAME ${DESIGN NAME}-checkta.rpt
set RPT_REPORT_TA_NAME ${DESIGN_NAME}-ta.rpt
set RPT_SLACK_NAME ${DESIGN_NAME}-slack.rpt
set RPT_GATE_COUNT_NAME ${DESIGN_NAME}-gate_count.rpt
set RPT_NOTCH_NAME ${DESIGN_NAME}-notch.rpt
set RPT_CONN_NAME ${DESIGN_NAME}-conn.rpt
set RPT_GEOM_NAME ${DESIGN_NAME}-geom.rpt
set RPT_DENSITY_NAME ${DESIGN_NAME}-density.rpt
set VLOG_NETLIST_SIM_NAME ${DESIGN_NAME}-routed.v
set VLOG_NETLIST_LVS_NAME ${DESIGN_NAME}-routed_lvs.v
set CTS_SPEC_NAME ${DESIGN_NAME}-spec.ctstch
set CTS_RGUIDE_NAME ${DESIGN_NAME}-quide.cts
set CTS_RPT_NAME ${DESIGN_NAME}-cts.rpt
set GDS_FILE_NAME ${DESIGN_NAME}.gds
set CONF_FILE ${PROJECT_DIR}/PAR/CONF/${CONF_FILE_NAME}
set IO_FILE ${PROJECT_DIR}/PAR/CONF/${IO_FILE_NAME}
set SAVE_DESIGN_FP_FILE ${PROJECT_DIR}/PAR/DB/${SAVE_DESIGN_FP_NAME}
set SAVE_DESIGN_PR_FILE ${PROJECT_DIR}/PAR/DB/${SAVE_DESIGN_PR_NAME}
set SAVE_DESIGN_PL_FILE ${PROJECT_DIR}/PAR/DB/${SAVE_DESIGN_PL_NAME}
set SAVE_DESIGN_PF_FILE ${PROJECT_DIR}/PAR/DB/${SAVE_DESIGN_PF_NAME}
set SAVE_DESIGN_CT_FILE ${PROJECT_DIR}/PAR/DB/${SAVE_DESIGN_CT_NAME}
set SAVE_DESIGN_RO_FILE ${PROJECT_DIR}/PAR/DB/${SAVE_DESIGN_RO_NAME}
set SDF_FILE ${PROJECT_DIR}/PAR/TIM/${SDF_FILE_NAME}
set SPEF_FILE ${PROJECT_DIR}/PAR/TIM/${SPEF_FILE_NAME}
set TIM_RCDB_FILE ${PROJECT_DIR}/PAR/TIM/${TIM_RCDB_NAME}
set RPT_CHECK_TA_FILE ${PROJECT_DIR}/PAR/RPT/${RPT_CHECK_TA_NAME}
set RPT_REPORT_TA_FILE ${PROJECT_DIR}/PAR/RPT/${RPT_REPORT_TA_NAME}
set RPT_SLACK_FILE ${PROJECT_DIR}/PAR/RPT/${RPT_SLACK_NAME}
set RPT_GATE_COUNT_FILE ${PROJECT_DIR}/PAR/RPT/${RPT_GATE_COUNT_NAME}
set RPT_NOTCH_FILE ${PROJECT_DIR}/PAR/RPT/${RPT_NOTCH_NAME}
set RPT_CONN_FILE ${PROJECT_DIR}/PAR/RPT/${RPT_CONN_NAME}
set RPT_GEOM_FILE ${PROJECT_DIR}/PAR/RPT/${RPT_GEOM_NAME}
set RPT_DENSITY_FILE ${PROJECT_DIR}/PAR/RPT/${RPT_DENSITY_NAME}
set VLOG_NETLIST_SIM_FILE ${PROJECT_DIR}/HDL/GATE/${VLOG_NETLIST_SIM_NAME}
set VLOG_NETLIST_LVS_FILE ${PROJECT_DIR}/HDL/GATE/${VLOG_NETLIST_LVS_NAME}
set CTS_SPEC_FILE ${PROJECT_DIR}/PAR/CTS/${CTS_SPEC_NAME}
```

#### APPENDIX B. TOOL SCRIPTS

```
set CTS_RGUIDE_FILE ${PROJECT_DIR}/PAR/CTS/${CTS_RGUIDE_NAME}
set CTS_RPT_FILE ${PROJECT_DIR}/PAR/RPT/${CTS_RPT_NAME}
set GDS_FILE ${PROJECT_DIR}/PAR/DEX/${GDS_FILE_NAME}
set GDS_MAP_FILE ${PROJECT_DIR}/PAR/DEX/gds2.map
suppressMessage NRDB 733
suppressMessage NREX 4 28 30
suppressMessage SOCEXT 3032 3080
suppressMessage SOCLF 58 200
suppressMessage TCLNL 330
suppressMessage TECHLIB 302
suppressMessage TECHLIB 436
suppressMessage TECHLIB 1318
suppressMessage ENCFP 3961
suppressMessage ENCTS 282
suppressMessage ENCLF 61 201
suppressMessage LEFPARS 2001
suppressMessage ENCESI 3025
suppressMessage IMPVL 159
suppressMessage NRDB 733
suppressMessage NRIG 106
suppressMessage ENCESI 3089
suppressMessage NRIG 34
suppressMessage ENCESI 2013
suppressMessage IMPOAX 820
suppressMessage IMPOAX 850
suppressMessage IMPOAX 142
suppressMessage IMPSYT 6245
#proc make_clock_tree create_spec {
#global PROJECT_DIR CTS_BUFFER CTS_INV CTS_SPEC_FILE CTS_RGUIDE_FILE CTS_RPT_FILE
#if { $create_spec || ![file exists $CTS_SPEC_FILE] } {
#createClockTreeSpec \
#-output $CTS_SPEC_FILE
#}
#specifyClockTree -file $CTS_SPEC_FILE \
#ckSynthesis \
#-rguide $CTS_RGUIDE_FILE \
#-report $CTS_RPT_FILE
#optDesign -postCTS -drv -outDir ${PROJECT_DIR}/PAR/RPT
#} ;# make_clock_tree
#source $CONF_FILE
#init_design
#loadIoFile $IO_FILE
setDesignMode -process 65
setPreference ConstraintUserXGrid 0.20
setPreference ConstraintUserXOffset 0.20
setPreference ConstraintUserYGrid 0.20
setPreference ConstraintUserYOffset 0.20
setPreference SnapAllCorners 1
#clearGlobalNets
#globalNetConnect VDD -type pgpin -pin VDD -inst * -module {} -verbose
#globalNetConnect VSS -type pgpin -pin VSS -inst * -module {} -verbose
#globalNetConnect VDD -type tiehi -module {} -verbose
#globalNetConnect VSS -type tielo -module {} -verbose
```

#applyGlobalNets

```
setDrawView fplan
fit
```

## **B.2.2** importDesign.tcl

```
source $CONF_FILE
init_design
loadIoFile $IO_FILE
setDesignMode -process 65
setPreference ConstraintUserXGrid 0.20
setPreference ConstraintUserYOffset 0.20
setPreference ConstraintUserYOffset 0.20
setPreference SnapAllCorners 1
setDrawView fplan
fit
```

## B.2.3 floorplan.tcl

```
floorPlan -site CORE -d 1872.02 1872.02 \
             490.0 490.0 490.0 490.0
setPlanDesignMode -boundaryPlace false
planDesign
finishFloorplan -addHalo 14
source ${PROJECT_DIR}/PAR/BIN/fillperi.tcl
saveDesign $SAVE_DESIGN_FP_FILE
setDrawView fplan
fit
#selectInst i_filter_top_i_dataRAM_i_dmem
#placeInstance i_filter_top_i_dataRAM_i_dmem 669.363 922.454
#deselectAll
#selectInst i_filter_top_i_coeff_a9d16
#placeInstance i_filter_top_i_coeff_a9d16 809.227 885.546 MX90
#cutRow
#deselectAll
#
#fit
```

### **B.2.4** powerplan.tcl

```
puts "----- Power Planning ------"
set crwidth 2.8
set crspace 2.80
set croffset 28.00
set brwidth 1.12
set brspace 0.56
```

```
set broffset 4.20
set vswidth 0.94
set vsspace 1.68
set vsoffset 2.80
set hswidth 0.94
set hsspace 1.68
set hsoffset 2.80
set corepgrSpacing 2
set corepgrWidth 3
set corepgr0ffset 1
cutRow
deselectAll
puts "----- Connect Global Nets -----"
source PAR/BIN/global_nets.tcl
puts "----- Making Power Rings -----"
setAddRingMode -avoid_short true -ignore_rows false
addRing -nets {VSS VDD} -around default_power_domain -type core_rings \
   -layer {top ME1 bottom ME1 left ME2 right ME2} \
   -spacing $crspace \
   -width $crwidth \
   -offset $croffset \
   -snap_wire_center_to_grid None
deselectAll
setAddRingMode -stacked_via_top_layer ME8
setAddRingMode -stacked_via_bottom_layer ME1
addRing -nets {VSS VDD} -around each_block \
   -layer {top ME1 bottom ME1 left ME2 right ME2} \
   -spacing $corepgrSpacing \
    -width $corepgrWidth \
   -offset $corepgrOffset \
   -extend_corner { bl rt } \
         -jog_distance 0.1 -threshold 0.1 -type block_rings \
         -use_wire_group 1
deselectAll
sroute -connect { padPin } -layerChangeRange { ME1 ME8 } -padPinPortConnect { allPort
   oneGeom } -padPinTarget { nearestTarget } -crossoverViaLayerRange { ME1 ME8 }
-allowLayerChange 1 -targetViaLayerRange { ME1 ME8 }
sroute -connect { corePin } -layerChangeRange { ME1 ME8 } -corePinTarget {
    firstAfterRowEnd } -crossoverViaLayerRange { ME1 ME8 } -allowLayerChange 1
    -targetViaLayerRange { ME1 ME8 }
sroute -connect { blockPin } -layerChangeRange { ME1 ME8 } -blockPinTarget {
   nearestTarget } -crossoverViaLayerRange { ME1 ME8 } -allowLayerChange 1 -blockPin
   useLef -targetViaLayerRange { ME1 ME8 }
saveDesign $SAVE_DESIGN_PR_FILE
setDrawView fplan
fit
puts "----- Power Planning done -----"
```

#### **B.2.5** placement.tcl

```
set delaycal_use_default_delay_limit
setDelayCalMode -reportOutBound false
if { $PLACE_TIMING } {
setPlaceMode -congEffort $PL_EFFORT -timingDriven true
placeDesign
} else {
setPlaceMode -congEffort $PL_EFFORT
placeDesign
}
saveDesign $SAVE_DESIGN_PL_FILE
puts "------Done Placing Cells-----"
setDrawView place
fit
```

## B.2.6 cts.tcl

```
set_ccopt_property use_inverters auto
setCCOptMode -cts_opt_type full
create_ccopt_clock_tree_spec
ccopt_design
```

## **B.2.7** route.tcl

```
puts "------Add Filler Cells------"
source ${PROJECT_DIR}/PAR/BIN/fillcore.tcl
puts "-----Routing-----"
changeUseClockNetStatus -noFixedNetWires
setNanoRouteMode -drouteFixAntenna true
setNanoRouteMode -routeAntennaCellName "ANT"
setNanoRouteMode -routeInsertAntennaDiode true
if { $ROUTE_TIMING } {
setNanoRouteMode -quiet -timingEngine CTE
setNanoRouteMode -quiet -routeWithTimingDriven true
setNanoRouteMode -quiet -routeTdrEffort 0
}
setDesignMode -process 65
globalDetailRoute
puts "-----Post-route optimize-----"
setDelayCalMode -engine aae -SIAware true
setAnalysisMode -analysisType onChipVariation -cppr both
optDesign -postRoute -outDir ${PROJECT_DIR}/PAR/RPT
saveDesign $SAVE_DESIGN_RO_FILE
setDrawView place
```

puts "-----Routing done-----"

#### **B.2.8** verify.tcl

```
fillNotch -report $RPT_NOTCH_FILE
verifyConnectivity \
-type regular \
-error 1000 \
-warning 50 \
-report $RPT_CONN_FILE
verify_drc \
-report $RPT_GEOM_FILE
```

## **B.2.9** results.tcl

```
source PAR/BIN/fillcore.tcl
setExtractRCMode \
-engine postRoute \
-coupled true \setminus
-relative_c_th 0.01 \
-total_c_th 5.0
extractRC
rcOut -spef $SPEF_FILE
write_sdf -recompute_parallel_arcs $SDF_FILE
reportGateCount -outfile $RPT_GATE_COUNT_FILE
setCteReport
setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation
    forcedIdeal -sequentialConstProp true
reportAnalysisMode
buildTimingGraph
check_timing -verbose > $RPT_CHECK_TA_FILE
report_timing \
-format { hpin arc cell delay arrival required slew fanout load } \
-late \
-max_points 10 \
-net \
> $RPT_REPORT_TA_FILE
saveNetlist -excludeLeafCell $VLOG_NETLIST_SIM_FILE
saveNetlist -phys $VLOG_NETLIST_LVS_FILE
setStreamOutMode -SEvianames ON -specifyViaName %t_VIA
streamOut $GDS_FILE -mapFile $GDS_MAP_FILE -outputMacros -structureName $DESIGN_NAME
    -merge { \
/opt/eds/DesignKits/IMEC-UMC65/_G-01-LOGIC_MIXED_MODE65N-LL_LOW_K_UMC-IP/gds/
    uk65lscllmvbbr.gds \
/opt/eds/DesignKits/IMEC-UMC65/_G-01-LOGIC_MIXED_MODE65N-LL_LOW_K_UMC-IP/gds/
   uk65lscllmvbbl.gds \
/opt/eds/DesignKits/IMEC-UMC65/_G-01-LOGIC_MIXED_MODE65N-LL_LOW_K_UMC-IP/gds/
   uk65lscllmvbbh.gds \
/opt/eds/DesignKits/IMEC-UMC65/_G-01-LOGIC_MIXED_MODE65N-LL_LOW_K_UMC-IP/gds/
    u065gioll25mvir_8m1t0f1u.gds \
/opt/eds/DesignKits/IMEC-UMC65/Memories/SPKA65_512X16BM1A/SPKA65_512X16BM1A.gds
/opt/eds/DesignKits/IMEC-UMC65/Memories/SYKA65_128X16X1CM2/SYKA65_128X16X1CM2.gds \
}
```

### B.2.10 par.tcl

```
set PROJECT_DIR [pwd]
set PAR_BIN ${PROJECT_DIR}/PAR/BIN
# Import the design
source ${PAR_BIN}/setup.tcl
source ${PAR_BIN}/importDesign.tcl
fit
redraw
# Create a floorplan
source ${PAR_BIN}/floorplan.tcl
fit
redraw
# Create power/ground distribution lines
source ${PAR_BIN}/powerplan.tcl
fit
redraw
# Place standard cells into the core
source ${PAR_BIN}/placement.tcl
fit
redraw
# Create the Clock Tree
source ${PAR_BIN}/cts.tcl
fit
redraw
# Place Filler Cells and route the design
source ${PAR_BIN}/route.tcl
fit
redraw
# Verify Connectivity and Geometry
source ${PAR_BIN}/verify.tcl
fit
redraw
# Extract the circuit
source ${PAR_BIN}/results.tcl
fit
redraw
```
APPENDIX B. TOOL SCRIPTS