Talk 1 on Static timing analysis (STA)


Static timing analysis is instrumental in efficiently verifying a design’s temporal behavior to ensure correct functionality at the required frequency. This presentation addresses static timing analysis in the presence of crosstalk for circuits containing level-sensitive latches, and edge-trigger Flip-Flop, typical in high-performance designs.

PPTX version of my presentation can be found here.