Page Not Found
Page not found. Your pixels are in another canvas.
A list of all the posts and pages found on the site. For you robots out there is an XML version available for digesting as well.
Page not found. Your pixels are in another canvas.
About me
This is a page not in th emain menu
Published:
Published:
The following is my notes of GENUS training course on Cadence’s training module
Published:
Blocking and non-blocking are part of the procedural assignments in Verilog. Following are the differences between them:-
Published:
Published:
This project implements a systolic array, from behavior level (RTL) to tape-out.
This project implements a -OpenMSP430 tape-out.
This repository presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computer and peripherals.
This is a project of ASIC. MSDAP is a low-cost, low-power and application specific mini stereo digital audio processor used in a hearing aid. The main function of this processor is a two-channel, 256 order, finite impulse response (FIR) digital filter. It receives 16 bits voice data(sampled at 50 kHz) and computes the FIR result at the speed of 25.MHz.
This project is a RISC-V CPU with 5-stage pipeline implemented in VHDL, synthesized and Placed in order to tape out.
Published:
Static timing analysis is instrumental in efficiently verifying a design’s temporal behavior to ensure correct functionality at the required frequency. This presentation addresses static timing analysis in the presence of crosstalk for circuits containing level-sensitive latches, and edge-trigger Flip-Flop, typical in high-performance designs.